



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


#### Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	896B (512 x 14)
Program Memory Type	OTP
EEPROM Size	
RAM Size	96 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c620at-20-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### FIGURE 3-1: BLOCK DIAGRAM



Name	DIP/SOIC Pin #	SSOP Pin #	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	16	18	I	ST/CMOS	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	17	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin out- puts CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
MCLR/VPP	4	4	I/P	ST	Master Clear (Reset) input/programming voltage input. This pin is an Active Low Reset to the device.
					PORTA is a bi-directional I/O port.
RA0/AN0	17	19	I/O	ST	Analog comparator input
RA1/AN1	18	20	I/O	ST	Analog comparator input
RA2/AN2/VREF	1	1	I/O	ST	Analog comparator input or VREF output
RA3/AN3	2	2	I/O	ST	Analog comparator input /output
RA4/T0CKI	3	3	I/O	ST	Can be selected to be the clock input to the Timer timer/counter or a comparator output. Output is open drain type.
					PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	6	7	I/O	TTL/ST <sup>(1)</sup>	RB0/INT can also be selected as an externa interrupt pin.
RB1	7	8	I/O	TTL	
RB2	8	9	I/O	TTL	
RB3	9	10	I/O	TTL	
RB4	10	11	I/O	TTL	Interrupt-on-change pin.
RB5	11	12	I/O	TTL	Interrupt-on-change pin.
RB6	12	13	I/O	TTL/ST <sup>(2)</sup>	Interrupt-on-change pin. Serial programming clock
RB7	13	14	I/O	TTL/ST <sup>(2)</sup>	Interrupt-on-change pin. Serial programming data.
Vss	5	5,6	Р		Ground reference for logic and I/O pins.
Vdd	14	15,16	Р	_	Positive supply for logic and I/O pins.
Legend:	O = out — = No	•	I/O = inp I = Input	ut/output	P = power ST = Schmitt Trigger input

TTL = TTL input

**Note** 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

## 3.1 Clocking Scheme/Instruction Cycle


The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.

#### 3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



#### FIGURE 3-2: CLOCK/INSTRUCTION CYCLE

#### EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW




#### 4.0 MEMORY ORGANIZATION

#### 4.1 Program Memory Organization

The PIC16C62X has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 512 x 14 (0000h - 01FFh) for the PIC16C620(A) and PIC16CR620, 1K x 14 (0000h - 03FFh) for the PIC16C621(A) and 2K x 14 (0000h - 07FFh) for the PIC16C622(A) are physically implemented. Accessing a location above these boundaries will cause a wrap-around within the first 512 x 14 space (PIC16C(R)620(A)) or 1K x 14 space (PIC16C621(A)) or 2K x 14 space (PIC16C622(A)). The RESET vector is at 0000h and the interrupt vector is at 0004h (Figure 4-1, Figure 4-2, Figure 4-3).

#### FIGURE 4-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC16C620/PIC16C620A/

PIC16C620/PIC16C620 PIC16CR620A



#### FIGURE 4-2:

#### PROGRAM MEMORY MAP AND STACK FOR THE PIC16C621/PIC16C621A





FIGURE 4-3:

#### PROGRAM MEMORY MAP AND STACK FOR THE PIC16C622/PIC16C622A



## FIGURE 4-6: DATA MEMORY MAP FOR THE PIC16C620A/CR620A/621A

	11010002		- 17 (			
File Address	3		File Address			
00h	INDF <sup>(1)</sup>	INDF <sup>(1)</sup>	80h			
01h	TMR0	OPTION	81h			
02h	PCL	PCL	82h			
03h	STATUS	STATUS	83h			
04h	FSR	FSR	84h			
05h	PORTA	TRISA	85h			
06h	PORTB	TRISB	86h			
07h			87h			
08h			88h			
09h			89h			
0Ah	PCLATH	PCLATH	8Ah			
0Bh	INTCON	INTCON	8Bh			
0Ch	PIR1	PIE1	8Ch			
0Dh			8Dh			
0Eh		PCON	8Eh			
0Fh			8Fh			
10h			90h			
11h			91h			
12h			92h			
13h			93h			
14h			94h			
15h			95h			
16h			96h			
17h			97h			
18h			98h			
19h			99h			
1Ah			9Ah			
1Bh			9Bh			
1Ch			9Ch			
1Dh			9Dh			
1Eh			9Eh			
1Fh	CMCON	VRCON	9Fh			
20h	General Purpose Register		A0h			
6Fh						
70h	General		F0h			
	Purpose Register	Accesses 70h-7Fh				
7Fh	Bank 0	Bank 1	」 FFh			
Unimp	Unimplemented data memory locations, read as '0'.					
Note 1:	Note 1: Not a physical register.					

#### FIGURE 4-7: DATA MEMORY MAP FOR THE PIC16C622A

		C10C022A			
File Address	3		File Address		
00h	INDF <sup>(1)</sup>	INDF <sup>(1)</sup>	80h		
01h	TMR0	OPTION	81h		
02h	PCL	PCL	82h		
03h	STATUS	STATUS	83h		
04h	FSR	FSR	84h		
05h	PORTA	TRISA	85h		
06h	PORTB	TRISB	86h		
07h			87h		
08h			88h		
09h			89h		
0Ah	PCLATH	PCLATH	8Ah		
0Bh	INTCON	INTCON	8Bh		
0Ch	PIR1	PIE1	8Ch		
0Dh			8Dh		
0Eh		PCON	8Eh		
0Fh			8Fh		
10h			90h		
11h			91h		
12h			92h		
13h			93h		
14h			94h		
15h			95h		
16h			96h		
17h			97h		
18h			98h		
19h			99h		
1Ah			9Ah		
1Bh			9Bh		
1Ch			9Ch		
1Dh			9Dh		
1Eh			9Eh		
1Fh	CMCON	VRCON	9Fh		
20h			A0h		
	General	General	Aon		
	Purpose Register	Purpose Register			
	rtegister	rtegister	BFh		
			C0h		
0.51					
6Fh	0		F0h		
70h	General Purpose	Accesses			
754	Register	70h-7Fh	FFh		
7Fh	Bank 0	Bank 1	→ FF11		
Unimplemented data memory locations, read as '0'.					
<b>Note 1:</b> Not a physical register.					

#### **OPTION Register** 4.2.2.2

The OPTION register is a readable and writable register, which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0 and the weak pull-ups on PORTB.

Note:	To achieve a 1:1 prescaler assignment for		
	TMR0, assign the prescaler to the WDT		
	(PSA = 1).		

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0
	bit 7					•		bit 0
bit 7	RBPU: PO	RTB Pull-u	p Enable bi	it				
		3 pull-ups ai 3 pull-ups ai		y individual	port latch va	alues		
bit 6	INTEDG: I	nterrupt Edg	e Select bit	-				
			edge of RB0 edge of RB0					
bit 5	TOCS: TMI	R0 Clock Sc	ource Select	bit				
		ion on RA4/ Il instruction	T0CKI pin cycle clock	(CLKOUT)				
bit 4	TOSE: TM	R0 Source E	Edge Select	bit				
				ition on RA4 ition on RA4				
bit 3	PSA: Pres	caler Assigr	iment bit		-			
			ned to the W ned to the Ti	DT mer0 module	Э			
bit 2-0	<b>PS&lt;2:0&gt;</b> : [	Prescaler Ra	ate Select bi	ts				
	E	Bit Value T	MR0 Rate	WDT Rate				
	-	000 001	1:2 1:4	1:1 1:2				
		010 011	1 : 8 1 : 16	1:4 1:8				
		100	1:32	1:16				
		101	1:64	1:32				
		110	1:128	1:64				
		111	1:256	1 : 128				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### 5.0 I/O PORTS

The PIC16C62X have two ports, PORTA and PORTB. Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

#### 5.1 PORTA and TRISA Registers


PORTA is a 5-bit wide latch. RA4 is a Schmitt Trigger input and an open drain output. Port RA4 is multiplexed with the T0CKI clock input. All other RA port pins have Schmitt Trigger input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers), which can configure these pins as input or output.

A '1' in the TRISA register puts the corresponding output driver in a Hi-impedance mode. A '0' in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

The PORTA pins are multiplexed with comparator and voltage reference functions. The operation of these pins are selected by control bits in the CMCON (comparator control register) register and the VRCON (voltage reference control register) register. When selected as a comparator input, these pins will read as '0's.

#### FIGURE 5-1: BLOCK DIAGRAM OF RA1:RA0 PINS



Note:	On RESET, the TRISA register is set to all		
	inputs. The digital inputs are disabled and		
	the comparator inputs are forced to ground		
	to reduce excess current consumption.		

TRISA controls the direction of the RA pins, even when they are being used as comparator inputs. The user must make sure to keep the pins configured as inputs when using them as comparator inputs.


The RA2 pin will also function as the output for the voltage reference. When in this mode, the VREF pin is a very high impedance output and must be buffered prior to any external load. The user must configure TRISA<2> bit as an input and use high impedance loads.

In one of the Comparator modes defined by the CMCON register, pins RA3 and RA4 become outputs of the comparators. The TRISA<4:3> bits must be cleared to enable outputs to use this function.

#### EXAMPLE 5-1: INITIALIZING PORTA

CLRF	PORTA	;Initialize PORTA by setting ;output data latches
MOVLW	0X07	;Turn comparators off and
MOVWF	CMCON	;enable pins for I/O ;functions
BSF	STATUS, RPO	;Select Bank1
MOVLW	0x1F	;Value used to initialize
		;data direction
MOVWF	TRISA	;Set RA<4:0> as inputs
		;TRISA<7:5> are always
		;read as '0'.

#### FIGURE 5-2: BLOCK DIAGRAM OF RA2 PIN



#### 6.2 Using Timer0 with External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

#### 6.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

#### 6.2.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the TMR0 is actually incremented. Figure 6-5 shows the delay from the external clock edge to the timer incrementing.






#### 7.1 Comparator Configuration

There are eight modes of operation for the comparators. The CMCON register is used to select the mode. Figure 7-1 shows the eight possible modes. The TRISA register controls the data direction of the comparator pins for each mode. If the Comparator

mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Table 12-2.

**Note:** Comparator interrupts should be disabled during a Comparator mode change otherwise a false interrupt may occur.





#### EXAMPLE 8-1: VOLTAGE REFERENCE CONFIGURATION

MOVLW	0x02	;	4 Inputs Muxed
MOVWF	CMCON	;	to 2 comps.
BSF	STATUS, RPO	;	go to Bank 1
MOVLW	0x0F	;	RA3-RA0 are
MOVWF	TRISA	;	inputs
MOVLW	0xA6	;	enable VREF
MOVWF	VRCON	;	low range
		;	set VR<3:0>=6
BCF	STATUS, RPO	;	go to Bank O
CALL	DELAY10	;	10µs delay

#### 8.2 Voltage Reference Accuracy/Error

The full range of VSS to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 8-1) keep VREF from approaching VSS or VDD. The voltage reference is VDD derived and therefore, the VREF output changes with fluctuations in VDD. The tested absolute accuracy of the voltage reference can be found in Table 12-2.

#### 8.3 Operation During SLEEP

When the device wakes up from SLEEP through an interrupt or a Watchdog Timer time-out, the contents of the VRCON register are not affected. To minimize current consumption in SLEEP mode, the voltage reference should be disabled.

#### 8.4 Effects of a RESET

A device RESET disables the voltage reference by clearing bit VREN (VRCON<7>). This reset also disconnects the reference from the RA2 pin by clearing bit VROE (VRCON<6>) and selects the high voltage range by clearing bit VRR (VRCON<5>). The VREF value select bits, VRCON<3:0>, are also cleared.

#### 8.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RA2 pin if the TRISA<2> bit is set and the VROE bit, VRCON<6>, is set. Enabling the voltage reference output onto the RA2 pin with an input signal present will increase current consumption. Connecting RA2 as a digital output with VREF enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited drive capability, a buffer must be used in conjunction with the voltage reference output for external connections to VREF. Figure 8-2 shows an example buffering technique.

# FIGURE 8-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE

#### TABLE 8-1: REGISTERS ASSOCIATED WITH VOLTAGE REFERENCE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value On POR	Value On All Other RESETS
9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	000- 0000
1Fh	CMCON	C2OUT	C1OUT	_	-	CIS	CM2	CM1	CM0	00 0000	00 0000
85h	TRISA	_			TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

**Note:** - = Unimplemented, read as "0"

#### 9.2 Oscillator Configurations

#### 9.2.1 OSCILLATOR TYPES


The PIC16C62X devices can be operated in four different oscillator options. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

### 9.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (Figure 9-1). The PIC16C62X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1 pin (Figure 9-2).


#### FIGURE 9-1: CRYSTAL OPERATION (OR CERAMIC RESONATOR) (HS, XT OR LP OSC CONFIGURATION)



See Table 9-1 and Table 9-2 for recommended values of C1 and C2.

**Note:** A series resistor may be required for AT strip cut crystals.

#### FIGURE 9-2: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC



## TABLE 9-1:CAPACITOR SELECTION FOR<br/>CERAMIC RESONATORS

R	anges Charao	21					
Mode	Freq	<b>0562(C2)</b>					
ХТ	455 kHz 2.0 MHz 4.0 MHz	22 - 100 pF 15 - 68 pF 15 - 68 pF	82 - 100 pF 15 - 68 pF 15 - 68 pF				
HS	8.0 MHz 16.0 MHz 🔨	10-68 pF 10-22 pF	10 - 68 pF 10 - 22 pF				
Higher capacitance increases the stability of the oscil- lator but also increases the start-up time. These wates are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.							

#### TABLE 9-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Mode	Freq	OSC1(C1)	OSC2(C2)
LP	32 kHz	68 - 100 pF	68 - 100 pF
	200 kHz	15 - 30 pF	15 - 30 pF
хт	100 kHz	68 - 150 pF	150-300 pF
	2 MHz	15 - 30 pF	15-30 pF
	4 MHz	15 - 30 pF	15-30 pF
HS	8 MHz	15-30 pF	<sup>V</sup> 15 - 30 pF
	10 MHz	15-30 pF	15 - 30 pF
	20 MHz 🔨	15-30 pF	15 - 30 pF
os Av sp ch ma	ciliator but also ese values are required in HS oid overdriving ecification. Sinc aracteristics, th	Nereases the stat increases the stat for design guidar mode as well as crystals with low ce each crystal ha le user should con appropriate value	art-up time. lice only. Rs may XT mode to drive level as its own nsult the crystal

DECFSZ	Decrement f, Skip if 0							
Syntax:	[ <i>label</i> ] DECFSZ f,d							
Operands:	$0 \le f \le 127$ d $\in$ [0,1]							
Operation:	(f) - 1 $\rightarrow$ (dest); skip if result = 0							
Status Affected:	None							
Encoding:	00 1011 dfff ffff							
Description:	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 0, the next instruc- tion, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction.							
Words:	1							
Cycles:	1(2)							
Example	HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • •							
	$\begin{array}{rcl} PC &=& address \ {\tt HERE} \\ \mbox{After Instruction} \\ CNT &=& CNT - 1 \\ \mbox{if CNT} &=& 0, \\ PC &=& address \ {\tt CONTINUE} \\ \mbox{if CNT} \neq& 0, \\ PC &=& address \ {\tt HERE} + 1 \\ \end{array}$							
GOTO	Unconditional Branch							
Syntax:	[ <i>label</i> ] GOTO k							
Operands:	$0 \le k \le 2047$							
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> $\rightarrow$ PC<12:11>							
Status Affected:	None							
Encoding:	10 1kkk kkkk kkkk							
Description:	GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two- cycle instruction.							
Words:	1							
Cycles:	2							
Example	GOTO THERE							
	After Instruction PC = Address THERE							

INCF	Increment f
Syntax:	[ <i>label</i> ] INCF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) + 1 $\rightarrow$ (dest)
Status Affected:	Z
Encoding:	00 1010 dfff ffff
Description:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.
Words:	1
Cycles:	1
Example	INCF CNT, 1
	Before Instruction CNT = 0xFF Z = 0 After Instruction CNT = 0x00 Z = 1

#### 11.0 DEVELOPMENT SUPPORT

The PICmicro<sup>®</sup> microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM<sup>™</sup> Assembler
  - MPLAB C17 and MPLAB C18 C Compilers
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB C30 C Compiler
  - MPLAB ASM30 Assembler/Linker/Library
- Simulators
  - MPLAB SIM Software Simulator
- MPLAB dsPIC30 Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
  - PRO MATE® II Universal Device Programmer
  - PICSTART<sup>®</sup> Plus Development Programmer
- Low Cost Demonstration Boards
  - PICDEM<sup>™</sup> 1 Demonstration Board
  - PICDEM.net<sup>™</sup> Demonstration Board
  - PICDEM 2 Plus Demonstration Board
  - PICDEM 3 Demonstration Board
  - PICDEM 4 Demonstration Board
  - PICDEM 17 Demonstration Board
  - PICDEM 18R Demonstration Board
  - PICDEM LIN Demonstration Board
  - PICDEM USB Demonstration Board
- Evaluation Kits
  - KEELOQ®
  - PICDEM MSC
  - microID®
  - CAN
  - PowerSmart®
  - Analog

#### 11.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> based application that contains:

- · An interface to debugging tools
  - simulator
  - programmer (sold separately)
  - emulator (sold separately)
  - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- · A multiple project manager
- Customizable data windows with direct edit of contents
- · High level source code debugging
- Mouse over variable inspection
- Extensive on-line help
- The MPLAB IDE allows you to:
- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
  - source files (assembly or C)
  - absolute listing file (mixed assembly and C)
  - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

#### 11.2 MPASM Assembler


The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:


- Integration into MPLAB IDE projects
- · User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process





**2**: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.





#### 12.2 DC Characteristics: PIC16C62XA-04 (Commercial, Industrial, Extended) PIC16C62XA-20 (Commercial, Industrial, Extended) PIC16LC62XA-04 (Commercial, Industrial, Extended (CONT.)

PIC16C62XA				$\begin{array}{ c c c c c } \hline \textbf{Standard Operating Conditions (unless otherwise stated)} \\ \hline \textbf{Operating temperature} & -40^{\circ}\text{C} & \leq \text{TA} \leq +85^{\circ}\text{C} \text{ for industrial and} \\ & 0^{\circ}\text{C} & \leq \text{TA} \leq +70^{\circ}\text{C} \text{ for commercial and} \\ & -40^{\circ}\text{C} & \leq \text{TA} \leq +125^{\circ}\text{C} \text{ for extended} \\ \hline \end{array}$					
PIC16LC62XA						ature -4	$\begin{array}{ll} \mbox{ditions (unless otherwise stated)} \\ \mbox{H}0^{\circ}C &\leq TA \leq +85^{\circ}C \mbox{ for industrial and} \\ \mbox{0}^{\circ}C &\leq TA \leq +70^{\circ}C \mbox{ for commercial and} \\ \mbox{0}^{\circ}C &\leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$		
Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
D022	ΔIWDT	WDT Current <sup>(5)</sup>	—	6.0	10 12	μA μA	VDD = 4.0V (125°C)		
D022A D023	$\Delta$ IBOR $\Delta$ ICOMP	Brown-out Reset Current <sup>(5)</sup> Comparator Current for each Comparator <sup>(5)</sup>	_	75 30	125 60	μA μA	BOD enabled, VDD = 5.0V VDD = 4.0V		
D023A	$\Delta I V REF$	VREF Current <sup>(5)</sup>	—	80	135	μA	VDD = 4.0V		
D022 D022A D023	ΔIWDT ΔIBOR ΔICOMP	WDT Current <sup>(5)</sup> Brown-out Reset Current <sup>(5)</sup> Comparator Current for each Comparator <sup>(5)</sup>		6.0 75 30	10 12 125 60	μΑ μΑ μΑ	VDD=4.0V (125°C) BOD enabled, VDD = 5.0V VDD = 4.0V		
D023A	$\Delta$ IVREF	VREF Current <sup>(5)</sup>	_	80	135	μA	VDD = 4.0V		
1A	Fosc	LP Oscillator Operating Frequency RC Oscillator Operating Frequency XT Oscillator Operating Frequency HS Oscillator Operating Frequency	0 0 0 0		200 4 4 20	kHz MHz MHz MHz	All temperatures All temperatures All temperatures All temperatures		
1A	Fosc	LP Oscillator Operating Frequency RC Oscillator Operating Frequency XT Oscillator Operating Frequency HS Oscillator Operating Frequency	0 0 0 0		200 4 4 20	kHz MHz MHz MHz	All temperatures All temperatures All temperatures All temperatures		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

 $\overline{\text{MCLR}}$  = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The  $\Delta$  current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

#### 12.5 DC CHARACTERISTICS: PIC16C620A/C621A/C622A-40<sup>(7)</sup> (Commercial) PIC16CR620A-40<sup>(7)</sup> (Commercial)

DC CH	ARACTER	ISTICS			-	ating ( erature	Conditions (unless otherwise stated) $e$ 0°C $\leq$ TA $\leq$ +70°C for commercial
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D001	Vdd	Supply Voltage	3.0	_	5.5	V	Fosc = DC to 20 MHz
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>		1.5*		V	Device in SLEEP mode
D003	VPOR	VDD start voltage to ensure Power-on Reset	—	Vss	_	V	See section on Power-on Reset for details
D004	SVDD	VDD rise rate to ensure Power-on Reset	0.05 *	—	_	V/ms	See section on Power-on Reset for details
D005	VBOR	Brown-out Detect Voltage	3.65	4.0	4.35	V	BOREN configuration bit is cleared
D010	IDD	Supply Current <sup>(2,4)</sup>	—	1.2	2.0	mA	Fosc = 4 MHz, VDD = 5.5V, WDT disabled, XT Osc mode, ( <b>Note 4</b> )*
			—	0.4	1.2	mA	Fosc = 4 MHz, VDD = 3.0V, WDT disabled, XT Osc mode, (Note 4)
			—	1.0	2.0	mA	Fosc = 10 MHz, VDD = 3.0V, WDT disabled, HS Osc mode, ( <b>Note 6</b> )
			—	4.0	6.0	mA	Fosc = 20 MHz, VDD = 4.5V, WDT disabled, HS Osc mode
			—	4.0	7.0	mA	Fosc = 20 MHz, VDD = 5.5V, WDT disabled*, HS Osc mode
			—	35	70	μA	Fosc = 32 kHz, VDD = 3.0V, WDT disabled, LP Osc mode
D020	IPD	Power Down Current <sup>(3)</sup>	_	_	2.2	μA	VDD = 3.0V
			—	—	5.0	μA	VDD = 4.5V*
			—	—	9.0	μA	VDD = 5.5V
		(5)	—	—	15	μA	VDD = 5.5V Extended
D022	$\Delta$ IWDT	WDT Current <sup>(5)</sup>	—	6.0	10	μA	VDD = 4.0V
D022A		Brown-out Reset Current <sup>(5)</sup>		75	12	μA	$(125^{\circ}C)$
D022A D023	$\Delta$ IBOR $\Delta$ ICOMP	Comparator Current for each	_	75 30	125 60	μA μA	BOD enabled, VDD = 5.0V VDD = 4.0V
		Comparator <sup>(5)</sup>					
D023A	$\Delta IVREF$	VREF Current <sup>(5)</sup>	—	80	135	μA	VDD = 4.0V
	$\Delta \text{IEE Write}$	Operating Current	—		3	mA	Vcc = 5.5V, SCL = 400 kHz
	$\Delta \text{IEE} \ \text{Read}$	Operating Current	—		1	mA	
	$\Delta IEE$	Standby Current	—		30	μA	Vcc = 3.0V, EE Vdd = Vcc
	ΔIEE	Standby Current	—		100	μA	Vcc = 3.0V, EE Vdd = Vcc
1A	Fosc	LP Oscillator Operating Frequency	0	—	200	kHz	All temperatures
		RC Oscillator Operating Frequency	0	-	4	MHz	All temperatures
		XT Oscillator Operating Frequency HS Oscillator Operating Frequency	0	_	4 20	MHz MHz	All temperatures All temperatures
		The Oscillator Operating Frequency	U		20	IVI⊓Z	Air temperatures

These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption. The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD, MCLR = VDD; WDT enabled/disabled as specified.
 The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP

mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/ 2REXT (mA) with REXT in kΩ.

5: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

7: See Section 12.1 and Section 12.3 for 16C62X and 16CR62X devices for operation between 20 MHz and 40 MHz for valid modified characteristics.

#### 12.5 DC CHARACTERISTICS: PIC16C620A/C621A/C622A-40<sup>(7)</sup> (Commercial) PIC16CR620A-40<sup>(7)</sup> (Commercial)

DC CH	IARAC	TERISTICS		-	-		(unless otherwise stated) A ≤ +70°C for commercial
Param No.	Sym	Characteristic	Min	Тур†	Мах	Unit	Conditions
	VIL	Input Low Voltage					
		I/O ports					
D030		with TTL buffer	Vss	_	0.8V 0.15Vdd	V	VDD = 4.5V to 5.5V, otherwise
D031		with Schmitt Trigger input	Vss		0.2VDD	V	
D032		MCLR, RA4/T0CKI, OSC1 (in RC mode)	Vss	—	0.2Vdd	V	(Note 1)
D033		OSC1 (in XT and HS)	Vss	_	0.3VDD	V	
		OSC1 (in LP)	Vss	_	0.6Vdd - 1.0	V	
	Vih	Input High Voltage					
		I/O ports					
D040		with TTL buffer	2.0V	—	Vdd	V	VDD = 4.5V to 5.5V, otherwise
			0.25 VDD + 0.8		Vdd		
D041		with Schmitt Trigger input	0.8 VDD		Vdd		
D042		MCLR RA4/T0CKI	0.8 VDD	—	Vdd	V	
D043		OSC1 (XT, HS and LP)	0.7 Vdd	—	Vdd	V	
D043A		OSC1 (in RC mode)	0.9 VDD				(Note 1)
D070	IPURB	PORTB Weak Pull-up Current	50	200	400	μA	VDD = 5.0V, VPIN = VSS
	lı∟	Input Leakage Current <sup>(2, 3)</sup>					
		I/O ports (except PORTA)			±1.0	μA	Vss $\leq$ VPIN $\leq$ VDD, pin at hi-impedance
D060		PORTA	—	—	±0.5	μA	Vss $\leq$ VPIN $\leq$ VDD, pin at hi-impedance
D061		RA4/T0CKI	—	_	±1.0	μA	$Vss \le VPIN \le VDD$
D063		OSC1, MCLR	_	_	±5.0	μA	Vss $\leq$ VPIN $\leq$ VDD, XT, HS and LP osc configuration
	Vol	Output Low Voltage					
D080		I/O ports	_	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40° to +85°C
			_	—	0.6	V	IOL = 7.0 mA, VDD = 4.5V, +125°C
D083		OSC2/CLKOUT (RC only)	_	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40° to +85°C
					0.6	V	IOL = 1.2 mA, VDD = 4.5V, +125°C
	Vон	Output High Voltage <sup>(3)</sup>					
D090		I/O ports (except RA4)	VDD-0.7	—	—	V	IOH = -3.0 mA, VDD = 4.5V, -40° to +85°C
			VDD-0.7	_	—	V	ІОН = -2.5 mA, VDD = 4.5V, +125°C
D092		OSC2/CLKOUT (RC only)	VDD-0.7	_	—	V	IOH = -1.3 mA, VDD = 4.5V, -40° to +85°C
			VDD-0.7	-	—	V	Іон = -1.0 mA, Vdd = 4.5V, +125°C
*D150	Vod	Open Drain High Voltage			8.5	V	RA4 pin
		Capacitive Loading Specs on Output Pins					
D100	Cosc2	OSC2 pin			15	pF	In XT, HS and LP modes when external clock used to drive OSC1.
D101	Cio	All I/O pins/OSC2 (in RC mode)			50	pF	
		parameters are characterized but not	<u> </u>	1	~~	۳.	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD, MCLR = VDD; WDT enabled/disabled as specified.
 The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in bi-impedance state and tied to VDD or VSS.


mode, with all I/O pins in hi-impedance state and tied to VDD or VSs.
For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/ 2REXT (mA) with REXT in kΩ.

5: The  $\Delta$  current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

7: See Section 12.1 and Section 12.3 for 16C62X and 16CR62X devices for operation between 20 MHz and 40 MHz for valid modified characteristics.

20-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP)



	Units		INCHES*		MILLIMETERS			
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		20			20		
Pitch	р		.026			0.65		
Overall Height	Α	.068	.073	.078	1.73	1.85	1.98	
Molded Package Thickness	A2	.064	.068	.072	1.63	1.73	1.83	
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25	
Overall Width	E	.299	.309	.322	7.59	7.85	8.18	
Molded Package Width	E1	.201	.207	.212	5.11	5.25	5.38	
Overall Length	D	.278	.284	.289	7.06	7.20	7.34	
Foot Length	L	.022	.030	.037	0.56	0.75	0.94	
Lead Thickness	С	.004	.007	.010	0.10	0.18	0.25	
Foot Angle	φ	0	4	8	0.00	101.60	203.20	
Lead Width	В	.010	.013	.015	0.25	0.32	0.38	
Mold Draft Angle Top	α	0	5	10	0	5	10	
Mold Draft Angle Bottom	β	0	5	10	0	5	10	


\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-150 Drawing No. C04-072

DS30235J-page 116

#### 14.1 Package Marking Information



Legenc	I: XXX Y YY WW NNN	Customer specific information* Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will over to the next line thus limiting the number of available characters her specific information.

\* Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

N
NOP Instruction
0
One-Time-Programmable (OTP) Devices7
OPTION Instruction
OPTION Register
Oscillator Configurations
Oscillator Start-up Timer (OST)
Р
Package Marking Information117
Packaging Information113
PCL and PCLATH
PCON Register
PICkit 1 FLASH Starter Kit
PICSTART Plus Development Programmer77
PIE1 Register
PIR1 Register21
Port RB Interrupt
PORTA25
PORTB
Power Control/Status Register (PCON)51
Power-Down Mode (SLEEP)
Power-On Reset (POR)
Power-up Timer (PWRT)50
Prescaler
PRO MATE II Universal Device Programmer
Program Memory Organization
Q
Quick-Turnaround-Production (QTP) Devices7
R
RC Oscillator
Reset
RETFIE Instruction70
RETLW Instruction70
RETURN Instruction70
RLF Instruction71
RRF Instruction71
S

#### S

Serialized Quick-Turnaround-Production (SQTP) Devices 7	7
SLEEP Instruction71	1
Software Simulator (MPLAB SIM)76	
Software Simulator (MPLAB SIM30)76	6
Special Features of the CPU45	5
Special Function Registers17	7
Stack	3
Status Register18	3
SUBLW Instruction72	2
SUBWF Instruction72	2
SWAPF Instruction	3

#### Т

Timer0	
TIMER0	
TIMER0 (TMR0) Interrupt	
TIMER0 (TMR0) Module	
TMR0 with External Clock	
Timer1	
Switching Prescaler Assignment	
Timing Diagrams and Specifications	104
TMR0 Interrupt	56
TRIS Instruction	73
TRISA	25
TRISB	

#### V

Voltage Reference Module VRCON Register	
W	
Watchdog Timer (WDT)	. 58
WWW, On-Line Support	3
X	
XORLW Instruction	. 73
XORWF Instruction	. 73