



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | PIC  |
| Core Size                  | 8-Bit  |
| Speed                      | 4MHz   |
| Connectivity               | -  |
| Peripherals                | Brown-out Detect/Reset, POR, WDT   |
| Number of I/O              | 13   |
| Program Memory Size        | 1.75KB (1K x 14)   |
| Program Memory Type        | OTP  |
| EEPROM Size                | -  |
| RAM Size                   | 80 x 8   |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 6V  |
| Data Converters            | -  |
| Oscillator Type            | External   |
| Operating Temperature      | -40°C ~ 125°C (TA)   |
| Mounting Type              | Surface Mount  |
| Package / Case             | 18-SOIC (0.295", 7.50mm Width)   |
| Supplier Device Package    | 18-SOIC  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic16c621-04e-so |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **Table of Contents**

| 1.0     | General Description                 | . 5 |
|---------|-------------------------------------|-----|
| 2.0     | PIC16C62X Device Varieties          | . 7 |
| 3.0     | Architectural Overview              | . 9 |
| 4.0     | Memory Organization                 | 13  |
| 5.0     | I/O Ports                           | 25  |
| 6.0     | Timer0 Module                       | 31  |
| 7.0     | Comparator Module                   | 37  |
| 8.0     | Voltage Reference Module            | 43  |
| 9.0     | Special Features of the CPU         | 45  |
| 10.0    | Instruction Set Summary             | 61  |
| 11.0    | Development Support                 | 75  |
| 12.0    | Electrical Specifications           | 81  |
| 13.0    | Device Characterization Information | 09  |
| 14.0    | Packaging Information 1             | 13  |
| Append  | Jix A: Enhancements 1               | 19  |
| Append  | dix B: Compatibility 1              | 19  |
| Index   |                                     | 21  |
| On-Line | e Support 1                         | 23  |
| System  | Information and Upgrade Hot Line    | 23  |
| Reader  | r Response 1                        | 24  |
| Produc  | t Identification System 1           | 25  |

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

## 1.0 GENERAL DESCRIPTION

The PIC16C62X devices are 18 and 20-Pin ROM/ EPROM-based members of the versatile PICmicro<sup>®</sup> family of low cost, high performance, CMOS, fullystatic, 8-bit microcontrollers.

All PICmicro microcontrollers employ an advanced RISC architecture. The PIC16C62X devices have enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with the separate 8-bit wide data. The two-stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

PIC16C62X microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

The PIC16C620A, PIC16C621A and PIC16CR620A have 96 bytes of RAM. The PIC16C622(A) has 128 bytes of RAM. Each device has 13 I/O pins and an 8-bit timer/counter with an 8-bit programmable prescaler. In addition, the PIC16C62X adds two analog comparators with a programmable on-chip voltage reference module. The comparator module is ideally suited for applications requiring a low cost analog interface (e.g., battery chargers, threshold detectors, white goods controllers, etc).

PIC16C62X devices have special features to reduce external components, thus reducing system cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (Power-down) mode offers power savings. The user can wake-up the chip from SLEEP through several external and internal interrupts and RESET.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lock- up.

A UV-erasable CERDIP-packaged version is ideal for code development while the cost effective One-Time-Programmable (OTP) version is suitable for production in any volume.

Table 1-1 shows the features of the PIC16C62X midrange microcontroller families.

A simplified block diagram of the PIC16C62X is shown in Figure 3-1.

The PIC16C62X series fits perfectly in applications ranging from battery chargers to low power remote sensors. The EPROM technology makes

customization of application programs (detection levels, pulse generation, timers, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low cost, low power, high performance, ease of use and I/O flexibility make the PIC16C62X very versatile.

### 1.1 Family and Upward Compatibility

Those users familiar with the PIC16C5X family of microcontrollers will realize that this is an enhanced version of the PIC16C5X architecture. Please refer to Appendix A for a detailed list of enhancements. Code written for the PIC16C5X can be easily ported to PIC16C62X family of devices (Appendix B). The PIC16C62X family fills the niche for users wanting to migrate up from the PIC16C5X family and not needing various peripheral features of other members of the PIC16XX mid-range microcontroller family.

#### 1.2 Development Support

The PIC16C62X family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a low cost development programmer and a full-featured programmer. Third Party "C" compilers are also available.

# 3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16C62X family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16C62X uses a Harvard architecture, in which, program and data are accessed from separate memories using separate busses. This improves bandwidth over traditional von Neumann architecture, where program and data are fetched from the same memory. Separating program and data memory further allows instructions to be sized differently than 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (35) execute in a single cycle (200 ns @ 20 MHz) except for program branches.

The PIC16C620(A) and PIC16CR620A address 512 x 14 on-chip program memory. The PIC16C621(A) addresses  $1K \times 14$  program memory. The PIC16C622(A) addresses  $2K \times 14$  program memory. All program memory is internal.

The PIC16C62X can directly or indirectly address its register files or data memory. All special function registers including the program counter are mapped in the data memory. The PIC16C62X has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any Addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16C62X simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC16C62X devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a Borrow and Digit Borrow out bit, respectively, bit in subtraction. See the SUBLW and SUBWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with a description of the device pins in Table 3-1.

The code example in Example 7-1 depicts the steps required to configure the comparator module. RA3 and RA4 are configured as digital output. RA0 and RA1 are configured as the V- inputs and RA2 as the V+ input to both comparators.

#### EXAMPLE 7-1: INITIALIZING COMPARATOR MODULE

| MOVLW | 0x03         | ;Init comparator mode             |
|-------|--------------|-----------------------------------|
| MOVWF | CMCON        | ;CM<2:0> = 011                    |
| CLRF  | PORTA        | ;Init PORTA                       |
| BSF   | STATUS, RPO  | ;Select Bank1                     |
| MOVLW | 0x07         | ;Initialize data direction        |
| MOVWF | TRISA        | ;Set RA<2:0> as inputs            |
|       |              | ;RA<4:3> as outputs               |
|       |              | ;TRISA<7:5> always read `0'       |
| BCF   | STATUS, RPO  | ;Select Bank 0                    |
| CALL  | DELAY 10     | ;10µs delay                       |
| MOVF  | CMCON,F      | ;Read CMCONtoend change condition |
| BCF   | PIR1,CMIF    | ;Clear pending interrupts         |
| BSF   | STATUS, RPO  | ;Select Bank 1                    |
| BSF   | PIE1,CMIE    | ;Enable comparator interrupts     |
| BCF   | STATUS, RPO  | ;Select Bank 0                    |
| BSF   | INTCON, PEIE | ;Enable peripheral interrupts     |
| BSF   | INTCON, GIE  | ;Global interrupt enable          |

# 7.2 Comparator Operation

A single comparator is shown in Figure 7-2 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 7-2 represent the uncertainty due to input offsets and response time.

### 7.3 Comparator Reference

An external or internal reference signal may be used depending on the comparator Operating mode. The analog signal that is present at VIN- is compared to the signal at VIN+, and the digital output of the comparator is adjusted accordingly (Figure 7-2).





#### 7.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSs and VDD, and can be applied to either pin of the comparator(s).

#### 7.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 10, Instruction Sets, contains a detailed description of the Voltage Reference Module that provides this signal. The internal reference signal is used when the comparators are in mode CM<2:0>=010 (Figure 7-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

#### 8.0 **VOLTAGE REFERENCE** MODULE

The Voltage Reference is a 16-tap resistor ladder network that provides a selectable voltage reference. The resistor ladder is segmented to provide two ranges of VREF values and has a power-down function to conserve power when the reference is not being used. The VRCON register controls the operation of the reference as shown in Register 8-1. The block diagram is given in Figure 8-1.

#### 8.1 **Configuring the Voltage Reference**

The Voltage Reference can output 16 distinct voltage levels for each range. The equations used to calculate the output of the Voltage Reference are as follows:

if VRR = 0: VREF = (VDD x 1/4) + (VR<3:0>/32) x VDD

The setting time of the Voltage Reference must be considered when changing the VREF output (Table 12-1). Example 8-1 shows an example of how to configure the Voltage Reference for an output voltage of 1.25V with VDD = 5.0V.

|               | R/W-0                      | R/W-0                         | R/W-0                  | U-0          | R/W-0       | R/W-0      | R/W-0        | R/W-0   |
|---------------|----------------------------|-------------------------------|------------------------|--------------|-------------|------------|--------------|---------|
|               | VREN                       | VROE                          | Vrr                    | _            | VR3         | VR2        | VR1          | Vr0     |
|               | bit 7                      |                               |                        |              |             |            |              | bit 0   |
|               |                            |                               |                        |              |             |            |              |         |
| bit 7         | VREN: VREI<br>1 = VREF C   | F Enable<br>ircuit power      | ed on                  |              |             |            |              |         |
|               | 0 = VREF C                 | ircuit powere                 | ed down, no            | IDD drain    |             |            |              |         |
| bit 6         | VROE: VRE                  | F Output En                   | able                   |              |             |            |              |         |
|               | 1 = VREF IS<br>0 = VREF IS | s output on F<br>s disconnect | cA2 pin<br>ed from RA2 | 2 pin        |             |            |              |         |
| bit 5         | VRR: VREF                  | Range sele                    | ction                  | •            |             |            |              |         |
|               | 1 = Low Ra                 | ange                          |                        |              |             |            |              |         |
| hit 1         |                            | ange                          | d aa '0'               |              |             |            |              |         |
| DIC 4         | Unimplem                   | ented: Rea                    | das U                  |              |             |            |              |         |
| bit 3-0       | VR<3:0>: \                 | /REF value s                  | election $0 \leq$      | VR [3:0] ≤ 1 | 5           |            |              |         |
|               | when VRR                   | = 1: VREF =                   | (VR<3:0>/ 2            | 4) * VDD     | 0) + ) /    |            |              |         |
|               | when VRR                   | = 0: VREF =                   | 1/4 ^ VDD +            | (VR<3:0>/ 3  | 2) ^ VDD    |            |              |         |
|               | Legend:                    |                               |                        |              |             |            |              |         |
|               | R = Reada                  | ıble bit                      | W = W                  | /ritable bit | U = Unin    | nplemented | bit, read as | '0'     |
|               | - n = Value                | at POR                        | '1' = B                | it is set    | '0' = Bit i | s cleared  | x = Bit is u | Inknown |
| 8-1:          | VOLTAGE                    |                               |                        | K DIAGR      | ۸M          |            |              |         |
|               |                            |                               | 16 \$                  | Stages       |             |            |              |         |
| $\sim$        | T                          |                               |                        | ∕            |             | _          |              |         |
| $\rightarrow$ | -여드 <sub>8R</sub>          | R                             | R                      | R            | R           |            |              |         |
|               |                            |                               | ΔΔΔ .                  | ۸ ۸ ۸        | A A A       |            |              |         |

#### **REGISTER 8-1:** VRCON REGISTER(ADDRESS 9Fh)

| Legend:            |                  |                      |                    |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit   | W = Writable bit | U = Unimplemented I  | bit, read as '0'   |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

#### **FIGURE 8-**





FIGURE 9-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



FIGURE 9-10: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)



| TABLE 10-2: PIC16C62X INSTRUCTION S |
|-------------------------------------|
|-------------------------------------|

| Mnemonic,                              |        | Description                  | Cycles |     | 14-Bit | Opcode | 9    | Status   | Notes |
|--|--------|------------------------------|--------|-----|--------|--------|------|----------|-------|
| Operands                               |        |                              |        | MSb |        |        | LSb  | Affected |       |
| BYTE-ORIENTED FILE REGISTER OPERATIONS |        |                              |        |     |        |        |      |          |       |
| ADDWF                                  | f, d   | Add W and f                  | 1      | 00  | 0111   | dfff   | ffff | C,DC,Z   | 1,2   |
| ANDWF                                  | f, d   | AND W with f                 | 1      | 00  | 0101   | dfff   | ffff | Z        | 1,2   |
| CLRF                                   | f      | Clear f                      | 1      | 00  | 0001   | lfff   | ffff | Z        | 2     |
| CLRW                                   | -      | Clear W                      | 1      | 00  | 0001   | 0000   | 0011 | Z        |       |
| COMF                                   | f, d   | Complement f                 | 1      | 00  | 1001   | dfff   | ffff | Z        | 1,2   |
| DECF                                   | f, d   | Decrement f                  | 1      | 00  | 0011   | dfff   | ffff | Z        | 1,2   |
| DECFSZ                                 | f, d   | Decrement f, Skip if 0       | 1(2)   | 00  | 1011   | dfff   | ffff |          | 1,2,3 |
| INCF                                   | f, d   | Increment f                  | 1      | 00  | 1010   | dfff   | ffff | Z        | 1,2   |
| INCFSZ                                 | f, d   | Increment f, Skip if 0       | 1(2)   | 00  | 1111   | dfff   | ffff |          | 1,2,3 |
| IORWF                                  | f, d   | Inclusive OR W with f        | 1      | 00  | 0100   | dfff   | ffff | Z        | 1,2   |
| MOVF                                   | f, d   | Move f                       | 1      | 00  | 1000   | dfff   | ffff | Z        | 1,2   |
| MOVWF                                  | f      | Move W to f                  | 1      | 00  | 0000   | lfff   | ffff |          |       |
| NOP                                    | -      | No Operation                 | 1      | 00  | 0000   | 0xx0   | 0000 |          |       |
| RLF                                    | f, d   | Rotate Left f through Carry  | 1      | 00  | 1101   | dfff   | ffff | С        | 1,2   |
| RRF                                    | f, d   | Rotate Right f through Carry | 1      | 00  | 1100   | dfff   | ffff | С        | 1,2   |
| SUBWF                                  | f, d   | Subtract W from f            | 1      | 00  | 0010   | dfff   | ffff | C,DC,Z   | 1,2   |
| SWAPF                                  | f, d   | Swap nibbles in f            | 1      | 00  | 1110   | dfff   | ffff |          | 1,2   |
| XORWF                                  | f, d   | Exclusive OR W with f        | 1      | 00  | 0110   | dfff   | ffff | Z        | 1,2   |
| BIT-ORIENT                             | ED FIL | E REGISTER OPERATIONS        |        |     |        |        |      |          |       |
| BCF                                    | f, b   | Bit Clear f                  | 1      | 01  | 00bb   | bfff   | ffff |          | 1,2   |
| BSF                                    | f, b   | Bit Set f                    | 1      | 01  | 01bb   | bfff   | ffff |          | 1,2   |
| BTFSC                                  | f, b   | Bit Test f, Skip if Clear    | 1 (2)  | 01  | 10bb   | bfff   | ffff |          | 3     |
| BTFSS                                  | f, b   | Bit Test f, Skip if Set      | 1 (2)  | 01  | 11bb   | bfff   | ffff |          | 3     |
| LITERAL A                              | ND COI | NTROL OPERATIONS             | -      |     |        |        |      | -        | -     |
| ADDLW                                  | k      | Add literal and W            | 1      | 11  | 111x   | kkkk   | kkkk | C,DC,Z   |       |
| ANDLW                                  | k      | AND literal with W           | 1      | 11  | 1001   | kkkk   | kkkk | Z        |       |
| CALL                                   | k      | Call subroutine              | 2      | 10  | 0kkk   | kkkk   | kkkk |          |       |
| CLRWDT                                 | -      | Clear Watchdog Timer         | 1      | 00  | 0000   | 0110   | 0100 | TO,PD    |       |
| GOTO                                   | k      | Go to address                | 2      | 10  | 1kkk   | kkkk   | kkkk |          |       |
| IORLW                                  | k      | Inclusive OR literal with W  | 1      | 11  | 1000   | kkkk   | kkkk | Z        |       |
| MOVLW                                  | k      | Move literal to W            | 1      | 11  | 00xx   | kkkk   | kkkk |          |       |
| RETFIE                                 | -      | Return from interrupt        | 2      | 00  | 0000   | 0000   | 1001 |          |       |
| RETLW                                  | k      | Return with literal in W     | 2      | 11  | 01xx   | kkkk   | kkkk |          |       |
| RETURN                                 | -      | Return from Subroutine       | 2      | 00  | 0000   | 0000   | 1000 |          |       |
| SLEEP                                  | -      | Go into Standby mode         | 1      | 00  | 0000   | 0110   | 0011 | TO,PD    |       |
| SUBLW                                  | k      | Subtract W from literal      | 1      | 11  | 110x   | kkkk   | kkkk | C,DC,Z   |       |
| XORLW                                  | k      | Exclusive OR literal with W  | 1      | 11  | 1010   | kkkk   | kkkk | Z        |       |

**Note 1:** When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

**2:** If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

| INCFSZ             | Increment f, Skip if 0  | IORWF            | Inclusive OR W with f   |
|--------------------|---|------------------|---|
| Syntax:            | [label] INCFSZ f,d  | Syntax:          | [ <i>label</i> ] IORWF f,d  |
| Operands:          | $\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$   | Operands:        | $0 \le f \le 127$<br>$d \in [0,1]$  |
| Operation:         | (f) + 1 $\rightarrow$ (dest), skip if result = 0  | Operation:       | (W) .OR. (f) $\rightarrow$ (dest)   |
| Status Affected:   | None  | Status Affected: | Z   |
| Encoding:          | 00 1111 dfff ffff   | Encoding:        | 00 0100 dfff ffff   |
| Description:       | The contents of register 'f' are<br>incremented. If 'd' is 0 the result is<br>placed in the W register. If 'd' is 1,<br>the result is placed back in<br>register 'f'. | Description:     | Inclusive OR the W register with<br>register 'f'. If 'd' is 0 the result is<br>placed in the W register. If 'd' is 1<br>the result is placed back in<br>register 'f'. |
|                    | If the result is 0, the next instruc-<br>tion which is already fetched is   | Words:           | 1   |
|                    | discarded. A NOP is executed  | Cycles:          | 1   |
|                    | instead making it a two-cycle   | Example          | IORWF RESULT, 0   |
|                    | instruction.  |                  | Before Instruction  |
| vvords:            | 1   |                  | $\begin{array}{rcl} RESULI &= & 0x13 \\ W &= & 0x91 \end{array}$  |
| Cycles:<br>Example | 1(2)<br>HERE INCFSZ CNT, 1<br>GOTO LOOP<br>CONTINUE •<br>•  |                  | After Instruction<br>$\begin{array}{rcl} RESULT &= & 0x13 \\ W &  = & 0x93 \\ Z &  = & 1 \end{array}$   |
|                    | Before Instruction  | MOVLW            | Move Literal to W   |
|                    | PC = address HERE   | Syntax:          | [ <i>label</i> ] MOVLW k  |
|                    | CNT = CNT + 1   | Operands:        | $0 \le k \le 255$   |
|                    | if CNT= 0,  | Operation:       | $k \rightarrow (W)$   |
|                    | if $CNT \neq 0$ ,   | Status Affected: | None  |
|                    | PC = address HERE +1  | Encoding:        | 11 00xx kkkk kkkk   |
| IORLW              | Inclusive OR Literal with W   | Description:     | The eight bit literal 'k' is loaded<br>into W register. The don't cares<br>will assemble as 0's   |
| Syntax:            | [ <i>label</i> ] IORLW k  | Words:           | 1   |
| Operands:          | $0 \le k \le 255$   | Cycles:          | 1   |
| Operation:         | (W) .OR. $k \rightarrow$ (W)  | Example          | MOVLW 0x5A  |
| Status Affected:   | Z   | _//om/pro        | After Instruction   |
| Encoding:          | 11 1000 kkkk kkkk   |                  | W = 0x5A  |
| Description:       | The contents of the W register is<br>OR'ed with the eight bit literal 'k'.<br>The result is placed in the W<br>register.  |                  |   |
| Words:             | 1   |                  |   |
| Cycles:            | 1   |                  |   |
| Example            | IORLW 0x35  |                  |   |
|                    | Before Instruction<br>W = 0x9A<br>After Instruction   |                  |   |

W = Z =

0xBF 1 

| SWAPF            | Swap Ni  | bbles in  | f      |              |                   |  |
|------------------|--|-----------|--------|--------------|-------------------|--|
| Syntax:          | [label]  | SWAPF     | f,d    |              |                   |  |
| Operands:        | 0 ≤ f ≤ 127<br>d ∈ [0,1]   |           |        |              |                   |  |
| Operation:       | (f<3:0>) → (dest<7:4>),<br>(f<7:4>) → (dest<3:0>)  |           |        |              |                   |  |
| Status Affected: | None   |           |        |              |                   |  |
| Encoding:        | 00   | 1110      | dfff   | Ē            | ffff              |  |
| Description:     | register 'f' are exchanged. If 'd' is<br>0, the result is placed in W<br>register. If 'd' is 1, the result is<br>placed in register 'f'. |           |        |              | or<br>'d' is<br>s |  |
| Words:           | 1  |           |        |              |                   |  |
| Cycles:          | 1  |           |        |              |                   |  |
| Example          | SWAPF  | REG,      | 0      |              |                   |  |
|                  | Before In  | struction |        |              |                   |  |
|                  |  | REG1      | =      | 0xA5         |                   |  |
|                  | After Inst   | ruction   |        |              |                   |  |
|                  |  | REG1<br>W | =<br>= | 0xA5<br>0x5A |                   |  |

| TRIS             | Load TRIS Register   |  |  |  |  |  |
|------------------|--|--|--|--|--|--|
| Syntax:          | [ <i>label</i> ] TRIS f  |  |  |  |  |  |
| Operands:        | $5 \le f \le 7$  |  |  |  |  |  |
| Operation:       | $(W) \rightarrow TRIS$ register f;   |  |  |  |  |  |
| Status Affected: | None   |  |  |  |  |  |
| Encoding:        | 00 0000 0110 Offf  |  |  |  |  |  |
| Description.     | code compatibility with the<br>PIC16C5X products. Since TRIS<br>registers are readable and<br>writable, the user can directly<br>address them. |  |  |  |  |  |
| Words:           | 1  |  |  |  |  |  |
| Cycles:          | 1  |  |  |  |  |  |
| Example          |  |  |  |  |  |  |
|                  | To maintain upward compatibil-<br>ity with future PICmicro <sup>®</sup> prod-<br>ucts, do not use this<br>instruction.                         |  |  |  |  |  |

| XORLW            | Exclusive OR Literal with W   |  |  |  |  |  |
|------------------|---|--|--|--|--|--|
| Syntax:          | [ <i>label</i> XORLW k<br>]   |  |  |  |  |  |
| Operands:        | $0 \leq k \leq 255$   |  |  |  |  |  |
| Operation:       | (W) .XOR. $k \rightarrow (W)$   |  |  |  |  |  |
| Status Affected: | Z   |  |  |  |  |  |
| Encoding:        | 11 1010 kkkk kkkk   |  |  |  |  |  |
| Description:     | The contents of the W register<br>are XOR'ed with the eight bit<br>literal 'k'. The result is placed in<br>the W register.  |  |  |  |  |  |
| Words:           | 1   |  |  |  |  |  |
| Cycles:          | 1   |  |  |  |  |  |
| Example:         | XORLW 0xAF  |  |  |  |  |  |
|                  | Before Instruction  |  |  |  |  |  |
|                  | W = 0xB5  |  |  |  |  |  |
|                  | After Instruction   |  |  |  |  |  |
|                  | W = 0x1A  |  |  |  |  |  |
| XORWF            | Exclusive OR W with f   |  |  |  |  |  |
| Syntax:          | [ <i>label</i> ] XORWF f,d  |  |  |  |  |  |
| Operands:        | $\begin{array}{l} 0\leq f\leq 127\\ d\in[0,1] \end{array}$  |  |  |  |  |  |
| Operation:       | (W) .XOR. (f) $\rightarrow$ (dest)  |  |  |  |  |  |
| Status Affected: | Z   |  |  |  |  |  |
| Encoding:        | 00 0110 dfff ffff   |  |  |  |  |  |
| Description:     | Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. |  |  |  |  |  |
| Words:           | 1   |  |  |  |  |  |
| Cycles:          | 1   |  |  |  |  |  |
| Example          | XORWF REG 1   |  |  |  |  |  |
|                  | Before Instruction  |  |  |  |  |  |
|                  | REG = 0xAF<br>W = 0xB5  |  |  |  |  |  |
|                  | After Instruction   |  |  |  |  |  |
|                  | REG = 0x1A<br>W = 0xB5  |  |  |  |  |  |
|                  |   |  |  |  |  |  |

NOTES:

### 11.9 MPLAB ICE 2000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

### 11.10 MPLAB ICE 4000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory, and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

# 11.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low cost, run-time development tool, connecting to the host PC via an RS-232 or high speed USB interface. This tool is based on the FLASH PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) protocol, offers cost effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

### 11.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify, and program PICmicro devices without a PC connection. It can also set code protection in this mode.

#### 11.13 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

### 11.14 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer, or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include analog input, push button switches and eight LEDs.

#### 11.15 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface, and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

#### 11.16 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18-, 28-, and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs, and sample PIC18F452 and PIC16F877 FLASH microcontrollers.

### 11.17 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

### 11.18 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8-, 14-, and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88, PIC16F62XA and the PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low power operation with the supercapacitor circuit, and jumpers allow onboard hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2x16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User's Guide.

## 11.19 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board FLASH memory. A generous prototype area is available for user hardware expansion.

# 12.0 ELECTRICAL SPECIFICATIONS

#### Absolute Maximum Ratings †

| Ambient Temperature under bias  | 40° to +125°C                                       |
|---|---|
| Storage Temperature   | 65° to +150°C                                       |
| Voltage on any pin with respect to Vss (except VDD and MCLR)  | -0.6V to VDD +0.6V                                  |
| Voltage on VDD with respect to VSS  | 0 to +7.5V  |
| Voltage on MCLR with respect to Vss (Note 2)  | 0 to +14V   |
| Voltage on RA4 with respect to Vss  | 8.5V  |
| Total power Dissipation (Note 1)  | 1.0W  |
| Maximum Current out of Vss pin  |   |
| Maximum Current into VDD pin  |   |
| Input Clamp Current, Iк (Vi <0 or Vi> VDD)  | ±20 mA  |
| Output Clamp Current, IOK (Vo <0 or Vo>VoD)   | ±20 mA  |
| Maximum Output Current sunk by any I/O pin  |   |
| Maximum Output Current sourced by any I/O pin   | 25 mA   |
| Maximum Current sunk by PORTA and PORTB   |   |
| Maximum Current sourced by PORTA and PORTB  |   |
| <b>Note 1:</b> Power dissipation is calculated as follows: PDIS = VDD x {IDD - $\sum$ IOH} + $\sum$ | $\{(VDD-VOH) \times IOH\} + \sum (VOI \times IOL).$ |

2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latchup. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

**† NOTICE**: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.





#### 12.3 DC CHARACTERISTICS: PIC16CR62XA-04 (Commercial, Industrial, Extended) PIC16CR62XA-20 (Commercial, Industrial, Extended) PIC16LCR62XA-04 (Commercial, Industrial, Extended) (CONT.)

| PIC16CR62XA-04        |                |  | Standard Operating Conditions (unless otherwise stated)                           |   |       |         |   |  |  |  |  |
|-----------------------|----------------|--|---|---|-------|---------|---|--|--|--|--|
|                       |                |  | Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and |   |       |         |   |  |  |  |  |
| PIC16CR62XA-20        |                |  |   | $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial and |       |         |   |  |  |  |  |
|                       |                |  |   | $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for extended    |       |         |   |  |  |  |  |
|                       |                |  |   | Standard Operating Conditions (unless otherwise stated)   |       |         |   |  |  |  |  |
|                       |                |  | Opera   | ting ten  | nerat | ure -4  | $0^{\circ}$ C < TA < +85°C for industrial and |  |  |  |  |
| PIC16L0               | CR62XA         | 04                                     | opora   | $0^{\circ}$ C < Ta < +70^{\circ}C for commercial ar       |       |         |   |  |  |  |  |
|                       |                |  |   | $-40^{\circ}$ C $<$ TA $< +125^{\circ}$ C for extended    |       |         |   |  |  |  |  |
| Deven Chave stavistic |                |  |   | Tunt  | Mox   | Unito   |   |  |  |  |  |
| No                    | Sym            | Characteristic                         | IVIIII  | турт  | wax   | Units   | conditions                                    |  |  |  |  |
| NU.                   | 1              | (2)                                    |   |   | 050   |         |   |  |  |  |  |
| D020                  | IPD            | Power-down Current <sup>(3)</sup>      |   | 200   | 950   | nA      | VDD = 3.0V                                    |  |  |  |  |
|                       |                |  |   | 0.400   | 1.0   | μΑ      |   |  |  |  |  |
|                       |                |  |   | 0.600   | 2.2   | μΑ      | VDD - 5.5V                                    |  |  |  |  |
| Daga                  | 1              | - (0)                                  | _   | 5.0   | 9.0   | μΑ      | VDD – 5.5V Extended Temp.                     |  |  |  |  |
| D020                  | IPD            | Power-down Current <sup>(3)</sup>      |   | 200   | 850   | nA      | VDD = 2.5V                                    |  |  |  |  |
|                       |                |  |   | 200   | 950   | nA<br>A | $VDD = 3.0V^{*}$                              |  |  |  |  |
|                       |                |  | _   | 0.600   | 2.2   | μΑ      | VDD = 5.5V                                    |  |  |  |  |
| <b>D</b> aga          |                | (5)                                    |   | 5.0   | 9.0   | μΑ      |   |  |  |  |  |
| D022                  | $\Delta$ IWDT  | WD1 Current <sup>(3)</sup>             |   | 6.0   | 10    | μA      | VDD=4.0V                                      |  |  |  |  |
| D0004                 | 415.05         | Decours out Decot Quere at(5)          |   | 75  | 12    | μΑ      | $\frac{(125^{\circ}C)}{C}$                    |  |  |  |  |
| DUZZA                 |                | Brown-out Reset Current(*)             |   | 75  | 125   | μΑ      | BOD enabled, $VDD = 5.0V$                     |  |  |  |  |
| D023                  |                | Comparator Current for each            |   | 30  | 60    | μA      | VDD = 4.0V                                    |  |  |  |  |
| 00234                 |                | Vere Current <sup>(5)</sup>            |   | 80  | 125   |         |   |  |  |  |  |
| DOZJA                 |                | WDT Current <sup>(5)</sup>             |   | 00  | 100   | μΑ      | VDD = 4.0V                                    |  |  |  |  |
| D022                  |                | wDT Current(**                         |   | 6.0   | 10    | μΑ      | VDD-4.0V<br>(125°C)                           |  |  |  |  |
| 00224                 |                | Brown out Posot Current <sup>(5)</sup> |   | 75  | 12    | μΑ      | $\frac{(125)}{125}$ C)                        |  |  |  |  |
| D022A                 |                | Comparator Current for each            |   | 30  | 60    | μΑ      | $V_{DD} = 4.0V$                               |  |  |  |  |
| 0025                  |                | Comparator <sup>(5)</sup>              |   | 50  | 00    | μΛ      | VDD - 4.0V                                    |  |  |  |  |
| D023A                 | $\Delta$ IVREF | VREF Current <sup>(5)</sup>            |   | 80  | 135   | μA      | VDD = 4.0V                                    |  |  |  |  |
| 1A                    | Fosc           | LP Oscillator Operating Frequency      | 0   | _   | 200   | kHz     | All temperatures                              |  |  |  |  |
|                       |                | RC Oscillator Operating Frequency      | 0   |   | 4     | MHz     | All temperatures                              |  |  |  |  |
|                       |                | XT Oscillator Operating Frequency      | 0   |   | 4     | MHz     | All temperatures                              |  |  |  |  |
|                       |                | HS Oscillator Operating Frequency      | 0   |   | 20    | MHz     | All temperatures                              |  |  |  |  |
| 1A                    | Fosc           | LP Oscillator Operating Frequency      | 0   |   | 200   | kHz     | All temperatures                              |  |  |  |  |
|                       |                | RC Oscillator Operating Frequency      | 0   |   | 4     | MHz     | All temperatures                              |  |  |  |  |
|                       |                | XT Oscillator Operating Frequency      | 0   | —   | 4     | MHz     | All temperatures                              |  |  |  |  |
|                       |                | HS Oscillator Operating Frequency      | 0   | —   | 20    | MHz     | All temperatures                              |  |  |  |  |

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

#### 12.4 DC Characteristics: PIC16C62X/C62XA/CR62XA (Commercial, Industrial, Extended) PIC16LC62X/LC62XA/LCR62XA (Commercial, Industrial, Extended)

| PIC16C62X/C62XA/CR62XA    |     |   | $\label{eq:standard operating Conditions (unless otherwise stated)} Operating temperature $-40^{\circ}C$ $\leq Ta $\leq +85^{\circ}C$ for industrial and $0^{\circ}C$ $\leq Ta $\leq +70^{\circ}C$ for commercial and $-40^{\circ}C$ $\leq Ta $\leq +125^{\circ}C$ for extended} $ |                          |                  |                                  |  |  |
|---------------------------|-----|---|--|--------------------------|------------------|----------------------------------|--|--|
| PIC16LC62X/LC62XA/LCR62XA |     |   | <b>Standa</b><br>Operatii  | r <b>d Ope</b><br>ng tem | perating C       | onditio<br>-40°C<br>0°C<br>-40°C | ns (unless otherwise stated)<br>$\leq$ TA $\leq$ +85°C for industrial and<br>$\leq$ TA $\leq$ +70°C for commercial and<br>$\leq$ TA $\leq$ +125°C for extended |  |
| Param.<br>No.             | Sym | Characteristic                            | Min  | Min Typ† Max Units       |                  |                                  | Conditions   |  |
|                           | VIL | Input Low Voltage                         |  |                          |                  |                                  |  |  |
|                           |     | I/O ports                                 |  |                          |                  |                                  |  |  |
| D030                      |     | with TTL buffer                           | Vss  | —                        | 0.8V<br>0.15 VDD | V                                | VDD = 4.5V to 5.5V<br>otherwise  |  |
| D031                      |     | with Schmitt Trigger input                | Vss  |                          | 0.2 VDD          | V                                |  |  |
| D032                      |     | MCLR, RA4/T0CKI,OSC1 (in RC mode)         | Vss  |                          | 0.2 VDD          | V                                | (Note 1)   |  |
| D033                      |     | OSC1 (in XT and HS)                       | Vss  | _                        | 0.3 Vdd          | V                                |  |  |
|                           |     | OSC1 (in LP)                              | Vss  | —                        | 0.6 Vdd-<br>1.0  | V                                |  |  |
|                           | VIL | Input Low Voltage                         |  |                          |                  |                                  |  |  |
|                           |     | I/O ports                                 |  |                          |                  |                                  |  |  |
| D030                      |     | with TTL buffer                           | Vss  | -                        | 0.8V<br>0.15 Vdd | V                                | VDD = 4.5V to 5.5V<br>otherwise  |  |
| D031                      |     | with Schmitt Trigger input                | Vss  | —                        | 0.2 VDD          | V                                |  |  |
| D032                      |     | MCLR, RA4/T0CKI,OSC1 (in RC mode)         | Vss  | —                        | 0.2 Vdd          | V                                | (Note 1)   |  |
| D033                      |     | OSC1 (in XT and HS)                       | Vss  | —                        | 0.3 VDD          | V                                |  |  |
|                           |     | OSC1 (in LP)                              | Vss  | _                        | 0.6 Vdd-<br>1.0  | V                                |  |  |
|                           | Vih | Input High Voltage                        |  |                          |                  |                                  |  |  |
|                           |     | I/O ports                                 |  |                          |                  |                                  |  |  |
| D040                      |     | with TTL buffer                           | 2.0V<br>0.25 VDD<br>+ 0.8V   | _                        | Vdd<br>Vdd       | V                                | VDD = 4.5V to 5.5V<br>otherwise  |  |
| D041                      |     | with Schmitt Trigger input                | 0.8 VDD  | _                        | VDD              |                                  |  |  |
| D042                      |     | MCLR RA4/T0CKI                            | 0.8 Vdd  | —                        | Vdd              | V                                |  |  |
| D043<br>D043A             |     | OSC1 (XT, HS and LP)<br>OSC1 (in RC mode) | 0.7 Vdd<br>0.9 Vdd   | _                        | Vdd              | V                                | (Note 1)   |  |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16C62X(A) be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

# 12.5 DC CHARACTERISTICS: PIC16C620A/C621A/C622A-40<sup>(7)</sup> (Commercial) PIC16CR620A-40<sup>(7)</sup> (Commercial)

| DC CHARACTERISTICS |       |  | Standard Operating Conditions (unless otherwise stated)Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial |      |                 |      |  |  |
|--------------------|-------|--|--|------|-----------------|------|--|--|
| Param<br>No.       | Sym   | Characteristic                             | Min  | Тур† | Мах             | Unit | Conditions   |  |
|                    | VIL   | Input Low Voltage                          |  |      |                 |      |  |  |
|                    |       | I/O ports                                  |  |      |                 |      |  |  |
| D030               |       | with TTL buffer                            | Vss  | —    | 0.8V<br>0.15Vdd | V    | VDD = 4.5V to 5.5V, otherwise                                    |  |
| D031               |       | with Schmitt Trigger input                 | Vss  |      | 0.2VDD          | V    |  |  |
| D032               |       | MCLR, RA4/T0CKI, OSC1<br>(in RC mode)      | Vss  | —    | 0.2Vdd          | V    | (Note 1)   |  |
| D033               |       | OSC1 (in XT and HS)                        | Vss  | —    | 0.3VDD          | V    |  |  |
|                    |       | OSC1 (in LP)                               | Vss  | —    | 0.6Vdd - 1.0    | V    |  |  |
|                    | Vih   | Input High Voltage                         |  |      |                 |      |  |  |
|                    |       | I/O ports                                  |  |      |                 |      |  |  |
| D040               |       | with TTL buffer                            | 2.0V   | —    | VDD             | V    | VDD = 4.5V to 5.5V, otherwise                                    |  |
| D044               |       | with Ochavitt Triansations t               | 0.25 VDD + 0.8   |      | VDD             |      |  |  |
| D041               |       |  |  |      | VDD             |      |  |  |
| D042               |       | MCLR RA4/TUCKI                             |  | _    | VDD             | V    |  |  |
| D043<br>D043A      |       | OSC1 (AT, HS and LP)                       |  | _    | VDD             | v    | (Note 1)   |  |
| D070               | IPURB | PORTB Weak Pull-up Current                 | 50   | 200  | 400             | μА   | $V_{DD} = 5.0V$ . VPIN = Vss                                     |  |
|                    | liL   | Input Leakage Current <sup>(2, 3)</sup>    |  |      |                 |      |  |  |
|                    |       | I/O ports (except PORTA)                   |  |      | ±1.0            | μA   | VSS $\leq$ VPIN $\leq$ VDD, pin at hi-impedance                  |  |
| D060               |       | PORTA                                      | _  | _    | ±0.5            | μA   | Vss $\leq$ VPIN $\leq$ VDD, pin at hi-impedance                  |  |
| D061               |       | RA4/T0CKI                                  | —  | —    | ±1.0            | μA   | $Vss \le VPIN \le VDD$   |  |
| D063               |       | OSC1, MCLR                                 | _  | —    | ±5.0            | μA   | $Vss \leq VPIN \leq VDD,$ XT, HS and LP osc configuration        |  |
|                    | Vol   | Output Low Voltage                         |  |      |                 |      |  |  |
| D080               |       | I/O ports                                  | _  | —    | 0.6             | V    | IOL = 8.5 mA, VDD = 4.5V, -40° to +85°C                          |  |
|                    |       |  | —  | —    | 0.6             | V    | IOL = 7.0 mA, VDD = 4.5V, +125°C                                 |  |
| D083               |       | OSC2/CLKOUT (RC only)                      | —  | —    | 0.6             | V    | IOL = 1.6 mA, VDD = 4.5V, -40° to +85°C                          |  |
|                    |       | (2)  | _  |      | 0.6             | V    | IOL = 1.2 mA, VDD = 4.5V, +125°C                                 |  |
|                    | Vон   | Output High Voltage <sup>(3)</sup>         |  |      |                 |      |  |  |
| D090               |       | I/O ports (except RA4)                     | VDD-0.7  | —    | —               | V    | IOH = -3.0 mA, VDD = 4.5V, -40° to +85°C                         |  |
|                    |       |  | VDD-0.7  | —    | —               | V    | IOH = -2.5 mA, VDD = 4.5V, +125°C                                |  |
| D092               |       | OSC2/CLKOUT (RC only)                      | VDD-0.7  | —    | —               | V    | IOH = -1.3 mA, VDD = 4.5V, -40° to +85°C                         |  |
| *0450              | 1/25  | On an Duain Ulink Matterna                 | VDD-0.7  | _    |                 | V    | IOH = -1.0 mA, VDD = 4.5V, +125°C                                |  |
| "D150              | VOD   | Open Drain High Voltage                    |  |      | 8.5             | V    | RA4 pin  |  |
|                    |       | Capacitive Loading Specs on<br>Output Pins |  |      |                 |      |  |  |
| D100               | Cosc2 | OSC2 pin                                   |  |      | 15              | pF   | In XT, HS and LP modes when external<br>clock used to drive OSC1 |  |
| D101               | Сю    | All I/O pins/OSC2 (in RC mode)             |  |      | 50              | pF   |  |  |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD, MCLR = VDD; WDT enabled/disabled as specified.
 The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in bi-impedance state and tied to VDD or VSS.

 mode, with all I/O pins in hi-impedance state and tied to VDD or VSs.
 For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/ 2REXT (mA) with REXT in kΩ.

5: The  $\Delta$  current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

7: See Section 12.1 and Section 12.3 for 16C62X and 16CR62X devices for operation between 20 MHz and 40 MHz for valid modified characteristics.

# 13.0 DEVICE CHARACTERIZATION INFORMATION

The graphs and tables provided in this section are for design guidance and are not tested. In some graphs or tables, the data presented is outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution, while "max" or "min" represents (mean +  $3\sigma$ ) and (mean -  $3\sigma$ ) respectively, where  $\sigma$  is standard deviation.



FIGURE 13-1: IDD VS. FREQUENCY (XT MODE, VDD = 5.5V)

FIGURE 13-2: PIC16C622A IPD VS. VDD (WDT DISABLE)



© 2003 Microchip Technology Inc.

### 14.1 Package Marking Information



| Legenc | I: XXX<br>Y<br>YY<br>WW<br>NNN          | Customer specific information*<br>Year code (last digit of calendar year)<br>Year code (last 2 digits of calendar year)<br>Week code (week of January 1 is week '01')<br>Alphanumeric traceability code |
|--------|---|---|
| Note:  | In the even<br>be carried<br>for custom | nt the full Microchip part number cannot be marked on one line, it will<br>over to the next line thus limiting the number of available characters<br>her specific information.                          |

\* Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

### **ON-LINE SUPPORT**

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape<sup>®</sup> or Microsoft<sup>®</sup> Internet Explorer. Files are also available for FTP download from our FTP site.

# Connecting to the Microchip Internet Web Site

The Microchip web site is available at the following URL:

#### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

#### ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
   Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

# SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

092002