



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	96 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c621a-04i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### FIGURE 3-1: BLOCK DIAGRAM



Name	DIP/SOIC Pin #	SSOP Pin #	I/O/P Type	Buffer Type	Description	
OSC1/CLKIN	16	18	I	ST/CMOS	Oscillator crystal input/external clock source input.	
OSC2/CLKOUT	15	17	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin out- puts CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.	
MCLR/Vpp	4	4	I/P	ST	Master Clear (Reset) input/programming voltage input. This pin is an Active Low Reset to the device.	
					PORTA is a bi-directional I/O port.	
RA0/AN0	17	19	I/O	ST	Analog comparator input	
RA1/AN1	18	20	I/O	ST	Analog comparator input	
RA2/AN2/VREF	1	1	I/O	ST	Analog comparator input or VREF output	
RA3/AN3	2	2	I/O	ST	Analog comparator input /output	
RA4/T0CKI	3	3	I/O	ST	Can be selected to be the clock input to the Timer0 timer/counter or a comparator output. Output is open drain type.	
					PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.	
RB0/INT	6	7	I/O	TTL/ST <sup>(1)</sup>	RB0/INT can also be selected as an external interrupt pin.	
RB1	7	8	I/O	TTL		
RB2	8	9	I/O	TTL		
RB3	9	10	I/O	TTL		
RB4	10	11	I/O	TTL	Interrupt-on-change pin.	
RB5	11	12	I/O	TTL	Interrupt-on-change pin.	
RB6	12	13	I/O	TTL/ST <sup>(2)</sup>	Interrupt-on-change pin. Serial programming clock.	
RB7	13	14	I/O	TTL/ST <sup>(2)</sup>	Interrupt-on-change pin. Serial programming data.	
Vss	5	5,6	Р	_	Ground reference for logic and I/O pins.	
VDD	14	15,16	Р	_	Positive supply for logic and I/O pins.	
Legend:	O = out — = No	put t used	I/O = inp	ut/output	P = power ST = Schmitt Trigger input	

TABLE 3-1:	PIC16C62X PINOUT DESCRIPTIC	)N

TTL = TTL input

**Note** 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

#### FIGURE 4-4: DATA MEMORY MAP FOR THE PIC16C620/621

File Address	3		File Address
00h	INDF <sup>(1)</sup>	INDF <sup>(1)</sup>	80h
01h	TMR0	OPTION	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h			87h
08h			88h
09h			89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch	PIR1	PIE1	8Ch
0Dh			8Dh
0Eh		PCON	8Eh
0Fh			8Fh
10h			90h
11h			91h
12h			92h
13h			93h
14h			94h
15h			95h
16h			96h
17h			97h
18h			98h
19h			99h
1Ah			9Ah
1Bh			9Bh
1Ch			9Ch
1Dh			9Dh
1Eh			9Eh
1Fh	CMCON	VRCON	9Fh
20h	Osmanal		A0h
	Purpose		
6Eb	Register		
70n			
Į			_
7Fh	Donk 0	Dorld 1	FFh
	Dank U	Bank T	
Unimp	plemented data me	mory locations, r	ead as '0'.
Note 1:	Not a physical re	egister.	

### FIGURE 4-5:

#### DATA MEMORY MAP FOR THE PIC16C622

File Address	3		File Address
00h	INDF <sup>(1)</sup>	INDF <sup>(1)</sup>	80h
01h	TMR0	OPTION	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h			87h
08h			88h
09h			89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch	PIR1	PIE1	8Ch
0Dh			8Dh
0Eh		PCON	8Eh
0Fh			8Fh
10h			90h
11h			91h
12h			92h
13h			93h
14h			94h
15h			95h
16h			96h
17h			97h
18h			98h
19h			99h
1Ah			9Ah
1Bh			9Bh
1Ch			9Ch
1Dh			9Dh
1Eh			9Eh
1Fh	CMCON	VRCON	9Fh
20h			A0h
	General	General	7.011
	Purpose Register	Purpose Register	
	rtogiotor	rtogiotor	BFh
			C0h
7Fh			FFh
,,,,,	Bank 0	Bank 1	
Unimp	plemented data me	mory locations, re	ead as '0'.
Note 1:	Not a physical m	aistor	
NOLE T:	not a physical re	ะษารเษา.	

## FIGURE 4-6: DATA MEMORY MAP FOR THE PIC16C620A/CR620A/621A

File Address	5		File Address
00h	INDF <sup>(1)</sup>	INDF <sup>(1)</sup>	80h
01h	TMR0	OPTION	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h			87h
08h			88h
09h			89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch	PIR1	PIE1	8Ch
0Dh			8Dh
0Eh		PCON	8Eh
0Fh			8Fh
10h			90h
11h			91h
12h			92h
13h			93h
14h			94h
15h			95h
16h			96h
17h			97h
18h			98h
19h			99h
1Ah			9Ah
1Bh			9Bh
1Ch			9Ch
1Dh			9Dh
1Eh			9Eh
1Fh	CMCON	VRCON	9Fh
20h	General Purpose Register		A0h
6Fh			
70h	General		F0h
7011	Purpose	Accesses	
7Fh	Register	1011-1711	FFh
	Bank 0	Bank 1	
Unimp	lemented data mer	nory locations, re	ad as '0'.
Note 1:	Not a physical re	gister.	

#### FIGURE 4-7: DATA MEMORY MAP FOR THE PIC16C622A

File Address	;		File Address
00h	INDF <sup>(1)</sup>	INDF <sup>(1)</sup>	80h
01h	TMR0	OPTION	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h			87h
08h			88h
09h			89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch	PIR1	PIE1	8Ch
0Dh			8Dh
0Eh		PCON	8Eh
0Fh			8Fh
10h			90h
11h			91h
12h			92h
13h			93h
14h			94h
15h			95h
16h			96h
17h			97h
18h			98h
19h			99h
1Ah			9Ah
1Bh			9Bh
1Ch			9Ch
1Dn			
1En	014001		9En
1Fn	CMCON	VRCON	9Fn
20h	General	General	A0h
	Purpose	Purpose	
	Register	Register	BFh
			C0h
			0011
6Fh			– F0h
70h	General	Accesses	
	Register	70h-7Fh	EEh
/Fhl	Bank 0	Bank 1	
Unimp	elemented data me	mory locations, re	ead as '0'.
Note 1:	Not a physical re	egister.	

#### 4.2.2.1 STATUS Register

The STATUS register, shown in Register 4-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000uuluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any STATUS bit. For other instructions not affecting any STATUS bits, see the "Instruction Set Summary".

- Note 1: The IRP and RP1 bits (STATUS<7:6>) are not used by the PIC16C62X and should be programmed as '0'. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
  - 2: The <u>C and DC bits</u> operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

#### REGISTER 4-1: STATUS REGISTER (ADDRESS 03H OR 83H)

Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
bit 7	•						bit 0
IRP: Regis	ster Bank Sele	ect bit (used	d for indirect	addressing	)		
1 = Bank 2	2, 3 (100h - 1F	FFh)					
0 = Bank ( The IRP hi	), 1 (UUN - FFI it is reserved	n) on the PIC:	16C62X alw	/avs maintai	in this hit cle	ar	
RP<1·0>	Register Banl	C Select hits	s (used for c	lirect addres	sina)		
01 = Bank	1 (80h - FFh	)			Joinig)		
00 = Bank	0 (00h - 7Fh)	)					
Each bank	is 128 bytes.	The RP1 b	oit is reserve	ed on the Pl	C16C62X; a	lways maint	ain this bit
clear.							
IU: Time-o			tion of at t	I Dinatruati	<b>~</b> ~		
1 = Alter p 0 = A WD1	ower-up, сък Г time-out осо	curred		EP Instructi	on		
PD: Power	r-down bit						
1 = After p	ower-up or by	/ the CLRWI	DT instructio	n			
0 = By exe	ecution of the	SLEEP inst	ruction				
Z: Zero bit							
1 = The re	sult of an ariti	hmetic or lo	gic operatio	n is zero	<b>`</b>		
	suit of an and				) instructions	)(for borrow)	the polarity
is reversed	any/bonow b 1)	IL (ADDWF ,	ADDLW, SU	вым, зовиг	Instructions		the polarity
1 = A carry	/-out from the	4th low or	der bit of the	result occu	rred		
0 <b>= No car</b>	ry-out from th	e 4th low o	rder bit of th	ie result			
C: Carry/b	orrow bit (ADI	DWF, ADDI	W,SUBLW,S	SUBWF instr	uctions)		
1 = A carry	/-out from the	Most Signi	ficant bit of	the result of	ccurred		
0 = No car	ry-out from th	ie Most Sig	nificant dit o		occurrea	مرامي مراما	
Note:	complement	of the seco	s reversed. nd operand	For rotate	ON IS EXECUT	) instruction	s this bit is
	loaded with e	ither the high	gh or low or	der bit of the	e source reg	ister.	o, and bit lo
Legend:							
R = Reada	able bit	VV = VV	ritable bit	U = Unin	nplemented	bit, read as	'0'
- n = Value	e at POR	'1' = Bi	t is set	'0' = Bit i	s cleared	x = Bit is u	nknown
	Reserved           IRP           bit 7           IRP: Regis           1 = Bank 2           0 = Bank 0           The IRP bit           RP<1:0>:           01 = Bank 0           RP<1:0>:           01 = Bank 0           Bank 0           RP<1:0>:           01 = Bank 0           RP<1:0>:           01 = Bank 0           RP<1:0>:           0 = Bank 0           I = After p           0 = A WD1           PD: Power           1 = After p           0 = By exee           Z: Zero bit           1 = The re           0 = The re           DC: Digit c           is reversed           1 = A carry           0 = No car           C: Carry/b           1 = A carry           0 = No car           Note:           Legend:           R = Reada           - n = Value	ReservedReservedIRPRP1bit 7IRP: Register Bank Sele1 = Bank 2, 3 (100h - 1f0 = Bank 0, 1 (00h - FFIThe IRP bit is reservedRP<1:0>: Register Bank01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes.clear.TO: Time-out bit1 = After power-up, CLR0 = A WDT time-out occPD: Power-down bit1 = After power-up or by0 = By execution of theZ: Zero bit1 = The result of an arith0 = The result of an arith0 = The result of an arith0 = No carry-out from the0 = No carry-out from the1 = A carry-out from the0 = No carry-out from the0 = No carry-out from the1 = A carry-out from the0 = No carry-out from the0 = No carry-out from the0 = No carry-out from the1 = A carry out from the1 = A carry out from the<	ReservedRevolR/W-0IRPRP1RP0bit 7IRP: Register Bank Select bit (used1 = Bank 2, 3 (100h - 1FFh)0 = Bank 0, 1 (00h - FFh)The IRP bit is reserved on the PIC? <b>RP&lt;1:0&gt;</b> : Register Bank Select bits01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes. The RP1 bitclear. <b>TO</b> : Time-out bit1 = After power-up, CLRWDT instruct0 = A WDT time-out occurred <b>PD</b> : Power-down bit1 = After power-up or by the CLRWD0 = By execution of the SLEEP inst <b>Z</b> : Zero bit1 = The result of an arithmetic or lo0 = The result of an arithmetic or lo0 = The result of an arithmetic or lo0 = C: Digit carry/borrow bit (ADDWF, is reversed)1 = A carry-out from the 4th low or0 = No carry-out from the Most Signi0 = No carry-out from the Most Signi <td>Reserved       R/W-0       R-1         IRP       RP1       RP0       TO         bit 7         IRP: Register Bank Select bit (used for indirect 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh)         The IRP bit is reserved on the PIC16C62X; alw RP&lt;1:0&gt;: Register Bank Select bits (used for d 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh)         Each bank is 128 bytes. The RP1 bit is reserved clear.         TO: Time-out bit         1 = After power-up, CLRWDT instruction, or SLE 0 = A WDT time-out occurred         PD: Power-down bit         1 = After power-up or by the CLRWDT instruction         2: Zero bit         1 = The result of an arithmetic or logic operation         DC: Digit carry/borrow bit (ADDWF, ADDLW, SUD is reversed)         1 = A carry-out from the 4th low order bit of the 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Mo</td> <td>Reserved       Revol       R-1       R-1       R-1         IRP       RP1       RP0       TO       PD         bit 7         IRP: Register Bank Select bit (used for indirect addressing 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh)         The IRP bit is reserved on the PIC16C62X; always maintait         RP&lt;1:0&gt;: Register Bank Select bits (used for direct address 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh)         Each bank is 128 bytes. The RP1 bit is reserved on the PIC clear.         TO:       Time-out bit         1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred         PD:       Power-down bit         1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction         2: Zero bit       1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero         DC:       Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF is reversed)         1 = A carry-out from the 4th low order bit of the result occur 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 =</td> <td>Reserved         Reserved         R/W-0         R-1         R-1         R/W-x           IRP         RP1         RP0         TO         PD         Z           bit 7         IRP: Register Bank Select bit (used for indirect addressing)         1         = Bank 2, 3 (100h - 1FFh)         0         = Bank 0, 1 (00h - FFh)           The IRP bit is reserved on the PIC16C62X; always maintain this bit cle         RP&lt;1:0&gt;: Register Bank Select bits (used for direct addressing)           01 = Bank 1 (80h - FFh)         0         = Bank 0 (00h - 7Fh)         Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; a clear.           TO: Time-out bit         1         = After power-up, CLRWDT instruction, or SLEEP instruction         0           0 = A WDT time-out occurred         PD: Power-down bit         1         = After power-up or by the CLRWDT instruction           0 = By execution of the SLEEP instruction         2         Zero bit         1         = The result of an arithmetic or logic operation is zero           0 = The result of an arithmetic or logic operation is not zero         DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)           1 = A carry-out from the 4th low order bit of the result         C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)           1 = A carry-out from the Most Significant bit of the result occurred         0 = No carry-out from the Most Significant bit of the result occurred</td> <td>Reserved       Reserved       R/W-0       R-1       R-1       R/W-x       R/W-x         IRP       RP1       RP0       TO       PD       Z       DC         bit 7         IRP: Register Bank Select bit (used for indirect addressing)       1       Bank 2, 3 (100h - 1FFh)         0       Bank 0, 1 (00h - FFh)       The IRP bit is reserved on the PIC16C62X; always maintain this bit clear.         RP&lt;1:0&gt;: Register Bank Select bits (used for direct addressing)       01       = Bank 1 (80h - FFh)         00       Bank 0 (00h - 7Fh)       Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; always maintain thicear.         TO: Time-out bit       1       After power-up, CLRWDT instruction, or SLEEP instruction       0         0       = A WDT time-out occurred       PD: Power-down bit       1         1 = After power-up or by the CLRWDT instruction       0       By execution of the SLEEP instruction         2: Zero bit       1       The result of an arithmetic or logic operation is zero       0         1 = The result of an arithmetic or logic operation is not zero       DC       DC         D: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(for borrow is reversed)       1       A carry-out from the 4th low order bit of the result occurred       0       No carry-out from the Most Significant bit of the result occurred       <td< td=""></td<></td>	Reserved       R/W-0       R-1         IRP       RP1       RP0       TO         bit 7         IRP: Register Bank Select bit (used for indirect 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh)         The IRP bit is reserved on the PIC16C62X; alw RP<1:0>: Register Bank Select bits (used for d 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh)         Each bank is 128 bytes. The RP1 bit is reserved clear.         TO: Time-out bit         1 = After power-up, CLRWDT instruction, or SLE 0 = A WDT time-out occurred         PD: Power-down bit         1 = After power-up or by the CLRWDT instruction         2: Zero bit         1 = The result of an arithmetic or logic operation         DC: Digit carry/borrow bit (ADDWF, ADDLW, SUD is reversed)         1 = A carry-out from the 4th low order bit of the 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Mo	Reserved       Revol       R-1       R-1       R-1         IRP       RP1       RP0       TO       PD         bit 7         IRP: Register Bank Select bit (used for indirect addressing 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh)         The IRP bit is reserved on the PIC16C62X; always maintait         RP<1:0>: Register Bank Select bits (used for direct address 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh)         Each bank is 128 bytes. The RP1 bit is reserved on the PIC clear.         TO:       Time-out bit         1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred         PD:       Power-down bit         1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction         2: Zero bit       1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero         DC:       Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF is reversed)         1 = A carry-out from the 4th low order bit of the result occur 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 =	Reserved         Reserved         R/W-0         R-1         R-1         R/W-x           IRP         RP1         RP0         TO         PD         Z           bit 7         IRP: Register Bank Select bit (used for indirect addressing)         1         = Bank 2, 3 (100h - 1FFh)         0         = Bank 0, 1 (00h - FFh)           The IRP bit is reserved on the PIC16C62X; always maintain this bit cle         RP<1:0>: Register Bank Select bits (used for direct addressing)           01 = Bank 1 (80h - FFh)         0         = Bank 0 (00h - 7Fh)         Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; a clear.           TO: Time-out bit         1         = After power-up, CLRWDT instruction, or SLEEP instruction         0           0 = A WDT time-out occurred         PD: Power-down bit         1         = After power-up or by the CLRWDT instruction           0 = By execution of the SLEEP instruction         2         Zero bit         1         = The result of an arithmetic or logic operation is zero           0 = The result of an arithmetic or logic operation is not zero         DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)           1 = A carry-out from the 4th low order bit of the result         C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)           1 = A carry-out from the Most Significant bit of the result occurred         0 = No carry-out from the Most Significant bit of the result occurred	Reserved       Reserved       R/W-0       R-1       R-1       R/W-x       R/W-x         IRP       RP1       RP0       TO       PD       Z       DC         bit 7         IRP: Register Bank Select bit (used for indirect addressing)       1       Bank 2, 3 (100h - 1FFh)         0       Bank 0, 1 (00h - FFh)       The IRP bit is reserved on the PIC16C62X; always maintain this bit clear.         RP<1:0>: Register Bank Select bits (used for direct addressing)       01       = Bank 1 (80h - FFh)         00       Bank 0 (00h - 7Fh)       Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; always maintain thicear.         TO: Time-out bit       1       After power-up, CLRWDT instruction, or SLEEP instruction       0         0       = A WDT time-out occurred       PD: Power-down bit       1         1 = After power-up or by the CLRWDT instruction       0       By execution of the SLEEP instruction         2: Zero bit       1       The result of an arithmetic or logic operation is zero       0         1 = The result of an arithmetic or logic operation is not zero       DC       DC         D: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(for borrow is reversed)       1       A carry-out from the 4th low order bit of the result occurred       0       No carry-out from the Most Significant bit of the result occurred <td< td=""></td<>

#### 4.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any RESET, the PC is cleared. Figure 4-8 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0>  $\rightarrow$  PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3>  $\rightarrow$  PCH).

#### FIGURE 4-8: LOADING OF PC IN DIFFERENT SITUATIONS



#### 4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note, *"Implementing a Table Read"* (AN556).

#### 4.3.2 STACK

The PIC16C62X family has an 8-level deep x 13-bit wide hardware stack (Figure 4-2 and Figure 4-3). The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no STATUS bits to indicate stack overflow or stack underflow conditions.
  - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt address.









The code example in Example 7-1 depicts the steps required to configure the comparator module. RA3 and RA4 are configured as digital output. RA0 and RA1 are configured as the V- inputs and RA2 as the V+ input to both comparators.

#### EXAMPLE 7-1: INITIALIZING COMPARATOR MODULE

MOVLW	0x03	;Init comparator mode
MOVWF	CMCON	;CM<2:0> = 011
CLRF	PORTA	;Init PORTA
BSF	STATUS, RPO	;Select Bank1
MOVLW	0x07	;Initialize data direction
MOVWF	TRISA	;Set RA<2:0> as inputs
		;RA<4:3> as outputs
		;TRISA<7:5> always read `0'
BCF	STATUS, RPO	;Select Bank 0
CALL	DELAY 10	;10µs delay
MOVF	CMCON,F	;Read CMCONtoend change condition
BCF	PIR1,CMIF	;Clear pending interrupts
BSF	STATUS, RPO	;Select Bank 1
BSF	PIE1,CMIE	;Enable comparator interrupts
BCF	STATUS, RPO	;Select Bank 0
BSF	INTCON, PEIE	;Enable peripheral interrupts
BSF	INTCON, GIE	;Global interrupt enable

### 7.2 Comparator Operation

A single comparator is shown in Figure 7-2 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 7-2 represent the uncertainty due to input offsets and response time.

#### 7.3 Comparator Reference

An external or internal reference signal may be used depending on the comparator Operating mode. The analog signal that is present at VIN- is compared to the signal at VIN+, and the digital output of the comparator is adjusted accordingly (Figure 7-2).





#### 7.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSs and VDD, and can be applied to either pin of the comparator(s).

#### 7.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 10, Instruction Sets, contains a detailed description of the Voltage Reference Module that provides this signal. The internal reference signal is used when the comparators are in mode CM<2:0>=010 (Figure 7-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

#### 8.0 **VOLTAGE REFERENCE** MODULE

The Voltage Reference is a 16-tap resistor ladder network that provides a selectable voltage reference. The resistor ladder is segmented to provide two ranges of VREF values and has a power-down function to conserve power when the reference is not being used. The VRCON register controls the operation of the reference as shown in Register 8-1. The block diagram is given in Figure 8-1.

#### 8.1 **Configuring the Voltage Reference**

The Voltage Reference can output 16 distinct voltage levels for each range. The equations used to calculate the output of the Voltage Reference are as follows:

if VRR = 0: VREF = (VDD x 1/4) + (VR<3:0>/32) x VDD

The setting time of the Voltage Reference must be considered when changing the VREF output (Table 12-1). Example 8-1 shows an example of how to configure the Voltage Reference for an output voltage of 1.25V with VDD = 5.0V.

	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	VREN	VROE	Vrr	_	VR3	VR2	VR1	Vr0
	bit 7							bit 0
bit 7	VREN: VREI 1 = VREF C	F Enable ircuit power	ed on					
	0 = VREF C	ircuit powere	ed down, no	IDD drain				
bit 6	VROE: VRE	F Output En	able					
	1 = VREF IS 0 = VREF IS	s output on F s disconnect	cA2 pin ed from RA2	2 pin				
bit 5	VRR: VREF	Range sele	ction	•				
	1 = Low Ra	ange						
hit 1		ange	d aa '0'					
DIC 4	Unimplem	ented: Rea	das U					
bit 3-0	VR<3:0>: \	/REF value s	election $0 \leq$	VR [3:0] ≤ 1	5			
	when VRR	= 1: VREF =	(VR<3:0>/ 2	4) * VDD	0) + ) /			
	when VRR	= 0: VREF =	1/4 ^ VDD +	(VR<3:0>/ 3	2) ^ VDD			
	Legend:							
	R = Reada	ıble bit	W = W	/ritable bit	U = Unin	nplemented	bit, read as	'0'
	- n = Value	at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	Inknown
8-1:	VOLTAGE			K DIAGR	۸M			
			16 \$	Stages				
$\sim$	T			∕		_		
$\rightarrow$	-여드 <sub>8R</sub>	R	R	R	R			
			ΔΔΔ .	۸ ۸ ۸	A A A			

#### **REGISTER 8-1:** VRCON REGISTER(ADDRESS 9Fh)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### **FIGURE 8-**



#### 9.8 Power-Down Mode (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the PD bit in the STATUS register is cleared, the TO bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before SLEEP was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD or VSs with no external circuitry drawing current from the I/O pin and the comparators and VREF should be disabled. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSs for lowest current consumption. The contribution from on chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

Note:	It should be noted that a RESET generated
	by a WDT time-out does not drive MCLR
	pin low.

#### 9.8.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External RESET input on MCLR pin
- 2. Watchdog Timer Wake-up (if WDT was enabled)
- 3. Interrupt from RB0/INT pin, RB Port change, or the Peripheral Interrupt (Comparator).

The first event will cause a device RESET. The two latter events are considered a continuation of program execution. The TO and PD bits in the STATUS register can be used to determine the cause of device RESET. PD bit, which is set on power-up, is cleared when SLEEP is invoked. TO bit is cleared if WDT wake-up occurred.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction after the SLEEP instruction after the instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have an NOP after the SLEEP instruction.

**Note:** If the global interrupts are disabled (GIE is cleared), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wake-up from SLEEP. The SLEEP instruction is completely executed.

The WDT is cleared when the device wakes up from SLEEP, regardless of the source of wake-up.

Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4	1 Q1	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
			$\sim$		
CLKOUT(4)		)/	\/;	\/\	'
INT pin			ı ı ı ı	1 	I
INTE flag	\		I I		
(INTCOŇ<1>)	·∕ <b>-</b>	Interrupt Latend	şy		1
	<u>i</u> <u> </u>	(Note 2)	i	i	· ·
(INTCON<7>)	Processor in	1		<u> </u>	
	SLEEP	1	ı ı	i	I
INSTRUCTION FLOW		1	ı ı ı ı	1	1 1
PC X PC+1	χ PC+2	X PC+2	X PC + 2	( <u>0004h</u> )	0005h
Instruction { Inst(PC) = SLEEP Inst(PC + 1)	1 1 1	Inst(PC + 2)	       	Inst(0004h)	Inst(0005h)
Instruction $\left\{ \begin{array}{cc} Inst(PC - 1) \end{array} \right\}$ SLEEP	1	Inst(PC + 1)	Dummy cycle	Dummy cycle	Inst(0004h)
Note 1: XT, HS or LP Oscillator mode 2: Tost = 1024Tosc (drawing n	e assumed. ot to scale) This o	delay will not be	e there for RC	Osc mode.	

#### FIGURE 9-18: WAKE-UP FROM SLEEP THROUGH INTERRUPT

**3:** GIE = '1' assumed. In this case, after wake-up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.

4: CLKOUT is not available in these Osc modes, but shown here for timing reference.

### **10.0 INSTRUCTION SET SUMMARY**

Each PIC16C62X instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16C62X instruction set summary in Table 10-2 lists **byte-oriented**, **bitoriented**, and **literal and control** operations. Table 10-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

#### TABLE 10-1: OPCODE FIELD DESCRIPTIONS

Field	Description							
f	Register file address (0x00 to 0x7F)							
W	Working register (accumulator)							
b	Bit address within an 8-bit file register							
k	Literal field, constant data or label							
х	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all Microchip software tools.							
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1							
label	Label name							
TOS	Top of Stack							
PC	Program Counter							
PCLAT H	Program Counter High Latch							
GIE	Global Interrupt Enable bit							
WDT	Watchdog Timer/Counter							
ТО	Time-out bit							
PD	Power-down bit							
dest	Destination either the W register or the specified register file location							
[]	Options							
()	Contents							
$\rightarrow$	Assigned to							
<>	Register bit field							
∈	In the set of							
italics	User defined term (font is courier)							

The instruction set is highly orthogonal and is grouped into three basic categories:

- · Byte-oriented operations
- **Bit-oriented** operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s.

Table 10-1 lists the instructions recognized by the MPASM  $^{\rm TM}$  assembler.

Figure 10-1 shows the three general formats that the instructions can have.

Note:	To maintain upward compatibility with
	future PICmicro <sup>®</sup> products, <u>do not use</u> the
	OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

## FIGURE 10-1: GENERAL FORMAT FOR INSTRUCTIONS



BCF	Bit Clear f	BTFSC	Bit Test, Skip if Clear
Syntax:	[ <i>label</i> ]BCF f,b	Syntax:	[ <i>label</i> ]BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f \le b >)$	Operation:	skip if (f <b>) = 0</b>
Status Affected:	None	Status Affected:	None
Encoding:	01 00bb bfff ffff	Encoding:	01 10bb bfff ffff
Description:	Bit 'b' in register 'f' is cleared.	Description:	If bit 'b' in register 'f' is '0', then the
Words:	1		next instruction is skipped.
Cycles:	1		tion fetched during the current
Example	BCF FLAG_REG, 7		instruction execution is discarded,
	Before Instruction FLAG REG = 0xC7		and a NOP is executed instead, making this a two-cycle instruction.
	After Instruction	Words:	1
	FLAG REG = 0x47	Cycles:	1(2)
	_	Example	HERE BTFSC FLAG,1
BSF	Bit Set f		TRUE • DE
Syntax:	[ <i>label</i> ]BSF f,b		•
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$		Before Instruction PC = address HERE
Operation:	$1 \rightarrow (f \le b >)$		After Instruction
Status Affected:	None		PC = address TRUE
Encoding:	01 01bb bfff ffff		if FLAG<1>=1,
Description:	Bit 'b' in register 'f' is set.		PC = address FALSE
Words:	1		
Cycles:	1		
Example	BSF FLAG_REG, 7		

Before Instruction FLAG\_REG = 0x0A After Instruction

FLAG\_REG = 0x8A

CLRW	Clear W	COMF	Complement f
Syntax:	[label] CLRW	Syntax:	[ <i>label</i> ] COMF f,d
Operands:	None	Operands:	$0 \leq f \leq 127$
Operation:	$00h \rightarrow (W)$		d ∈ [0,1]
	$1 \rightarrow Z$	Operation:	$(f) \rightarrow (dest)$
Status Affected:	Z	Status Affected:	Z
Encoding:	00 0001 0000 0011	Encoding:	00 1001 dfff ffff
Description:	W register is cleared. Zero bit (Z) is set.	Description:	The contents of register 'f' are complemented. If 'd' is 0, the
Words:	1		result is stored in W. If 'd' is 1, the
Cycles:	1	Words:	1
Example	CLRW	Cycles:	1
	Before Instruction	Everale	COME DECI 0
	W = 0x5A	Example	COMF REGI,U
	W = 0x00		REG1 = $0x13$
	Z = 1		After Instruction
			$\begin{array}{rcl} REG1 &= & 0x13 \\ W &= & 0xEC \end{array}$
CLRWDT	Clear Watchdog Timer		
Syntax:	[label] CLRWDT	DEOE	
,		DECF	Decrement f
Operands:	None	DECF Syntax:	Decrement f
Operands: Operation:	None $00h \rightarrow WDT$	DECF Syntax: Operands:	<b>Decrement f</b> [ <i>label</i> ] DECF f,d 0 < f < 127
Operands: Operation:	None $00h \rightarrow WDT$ $0 \rightarrow WDT$ prescaler, $1 \rightarrow \overline{TO}$	Syntax: Operands:	Decrement f [ <i>label</i> ] DECF f,d $0 \le f \le 127$ $d \in [0,1]$
Operands: Operation:	None $00h \rightarrow WDT$ $0 \rightarrow WDT$ prescaler, $1 \rightarrow \overline{TO}$ $1 \rightarrow PD$	Syntax: Operands: Operation:	Decrement f [ label ] DECF f,d $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 $\rightarrow$ (dest)
Operands: Operation: Status Affected:	None $00h \rightarrow WDT$ $0 \rightarrow WDT$ prescaler, $1 \rightarrow \overline{TO}$ $1 \rightarrow PD$ $\overline{TO}, PD$	DECF Syntax: Operands: Operation: Status Affected:	Decrement f [ label ] DECF f,d $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 $\rightarrow$ (dest) Z
Operands: Operation: Status Affected: Encoding:	None $00h \rightarrow WDT$ $0 \rightarrow WDT \text{ prescaler,}$ $1 \rightarrow \overline{TO}$ $1 \rightarrow PD$ $\overline{TO, PD}$ $00  0000  0110  0100$	Syntax: Operands: Operation: Status Affected: Encoding:	Decrement f $[ label ]$ DECF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ Z $00$ 0011dfffdfff
Operands: Operation: Status Affected: Encoding: Description:	None $00h \rightarrow WDT$ $0 \rightarrow WDT$ prescaler, $1 \rightarrow TO$ $1 \rightarrow PD$ TO, PD 00  0000  0110  0100 CLRWDT instruction resets the	DECF Syntax: Operands: Operation: Status Affected: Encoding: Description:	Decrement f $[ label ]$ DECF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ $Z$ $00$ $0011$ dfffdfffDecrement register 'f'. If 'd' is 0,
Operands: Operation: Status Affected: Encoding: Description:	None $00h \rightarrow WDT$ $0 \rightarrow WDT$ prescaler, $1 \rightarrow \overline{TO}$ $1 \rightarrow PD$ $\overline{TO}, PD$ 00  0000  0110  0100 CLRWDT instruction resets the Watchdog Timer. It also resets the	Syntax: Operands: Operation: Status Affected: Encoding: Description:	Decrement f $[ label ]$ DECF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ $Z$ $00$ $0011$ dfffffffDecrement register 'f'. If 'd' is 0, the result is stored in the W
Operands: Operation: Status Affected: Encoding: Description:	None $00h \rightarrow WDT$ $0 \rightarrow WDT$ prescaler, $1 \rightarrow \overline{TO}$ $1 \rightarrow PD$ $\overline{TO}, PD$ O CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. STATUS http://doi.org/	DECF Syntax: Operands: Operation: Status Affected: Encoding: Description:	Decrement f $[ label ]$ DECF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ Z $00$ $0011$ dfffffffDecrement register 'f'. If 'd' is 0,the result is stored in the Wregister. If 'd' is 1, the result isstored back in register 'f'
Operands: Operation: Status Affected: Encoding: Description:	None $00h \rightarrow WDT$ $0 \rightarrow WDT$ prescaler, $1 \rightarrow \overline{TO}$ $1 \rightarrow PD$ $\overline{TO}, \overline{PD}$ 00  0000  0110  0100 CLRWDT instruction resets the Watchdog Timer. It also resets the pres <u>cal</u> er of the WDT. STATUS bits TO and PD are set. 1	DECF Syntax: Operands: Operation: Status Affected: Encoding: Description:	Decrement f $[ label ]$ DECF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ Z000011dfffffffDecrement register 'f'. If 'd' is 0,the result is stored in the Wregister. If 'd' is 1, the result isstored back in register 'f'.1
Operands: Operation: Status Affected: Encoding: Description: Words:	None $00h \rightarrow WDT$ $0 \rightarrow WDT$ prescaler, $1 \rightarrow TO$ $1 \rightarrow PD$ TO, PD O 000 0110 0100 CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. STATUS bits TO and PD are set. 1	DECF Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	Decrement f $[ label ]$ DECF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ Z $00$ $0011$ dfffffffDecrement register 'f'. If 'd' is 0,the result is stored in the Wregister. If 'd' is 1, the result isstored back in register 'f'.11
Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	None $00h \rightarrow WDT$ $0 \rightarrow WDT prescaler,$ $1 \rightarrow TO$ $1 \rightarrow PD$ TO, PD 00  0000  0110  0100 CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. STATUS bits TO and PD are set. 1 1	DECF Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	Decrement f $[ label ]$ DECF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ Z $00$ $0011$ dfffffffDecrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.111
Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example	None $00h \rightarrow WDT$ $0 \rightarrow WDT prescaler,$ $1 \rightarrow TO$ $1 \rightarrow PD$ TO, PD 00  0000  0110  0100 CLRWDT instruction resets the Watchdog Timer. It also resets the pres <u>caler of the</u> WDT. STATUS bits TO and PD are set. 1 1 CLRWDT Defense landmattice	DECF Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example	Decrement f $[ label ]$ DECF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ Z $00$ $0011$ dfffffffDecrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.11DECFCNT, 1Decrement register
Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example	None $00h \rightarrow WDT$ $0 \rightarrow WDT$ prescaler, $1 \rightarrow TO$ $1 \rightarrow PD$ TO, PD 00  0000  0110  0100 CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. STATUS bits TO and PD are set. 1 1 CLRWDT Before Instruction WDT counter = 2	DECF Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example	Decrement f $[ label ]$ DECF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ Z $00$ $0011$ dfffDecrement register 'f'. If 'd' is 0,the result is stored in the Wregister. If 'd' is 1, the result isstored back in register 'f'.11DECFCNT, 1Before InstructionCNT $CNT$ $= 0x01$
Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example	None $00h \rightarrow WDT$ $0 \rightarrow WDT prescaler,$ $1 \rightarrow TO$ $1 \rightarrow PD$ TO, PD 00  0000  0110  0100 CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. STATUS bits TO and PD are set. 1 1 CLRWDT Before Instruction WDT counter = ? After Instruction	DECF Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example	Decrement f[/abe/]DECF f,d $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 $\rightarrow$ (dest)Z000011dfffffffDecrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.11DECFCNT, 1Before Instruction $CNT = 0x01$ $Z = 0$
Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example	None $00h \rightarrow WDT$ $0 \rightarrow WDT prescaler,$ $1 \rightarrow TO$ $1 \rightarrow PD$ TO, PD 00  0000  0110  0100 CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. STATUS bits TO and PD are set. 1 1 CLRWDT Before Instruction WDT counter = ? After Instruction WDT counter = 0x00 WDT respective 0	DECF Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example	Decrement f $\begin{bmatrix} label \end{bmatrix} DECF f,d$ $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ Z $\boxed{00  0011  dfff  ffff}$ Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. 1 1 $DECF  CNT,  1$ Before Instruction $CNT = 0x01$ $Z = 0$ After Instruction
Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example	None $\begin{array}{c} 00h \rightarrow WDT \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow PD \\ \hline TO, PD \\ \hline 00 & 0000 & 0110 & 0100 \\ \hline \\ CLRWDT \ instruction \ resets the \\ Watchdog Timer. It also resets the \\ Watchdog Timer. It also resets the \\ prescaler of the WDT. STATUS \\ bits TO and PD are set. \\ 1 \\ 1 \\ CLRWDT \\ \hline \\ Before \ Instruction \\ WDT \ counter \ = \ ? \\ After \ Instruction \\ WDT \ counter \ = \ 0 \\ \hline TO \ = \ 1 \end{array}$	DECF Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: Example	Decrement f $[label]$ DECF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ Z $00$ $0011$ dffffffDecrement register 'f'. If 'd' is 0,the result is stored in the Wregister. If 'd' is 1, the result isstored back in register 'f'.11DECFCNT, 1Before InstructionCNTZ0After InstructionCNTCNT0 x00Z=1

NOTES:

#### 12.1 DC Characteristics: PIC16C62X-04 (Commercial, Industrial, Extended) PIC16C62X-20 (Commercial, Industrial, Extended) PIC16LC62X-04 (Commercial, Industrial, Extended)

PIC16C	62X		$\begin{array}{ c c c c c } \hline \textbf{Standard Operating Conditions (unless otherwise stated)} \\ \hline \textbf{Operating temperature} & -40^{\circ}\text{C} & \leq \text{Ta} \leq +85^{\circ}\text{C} \text{ for industrial and} \\ & 0^{\circ}\text{C} & \leq \text{Ta} \leq +70^{\circ}\text{C} \text{ for commercial and} \\ & -40^{\circ}\text{C} & \leq \text{Ta} \leq +125^{\circ}\text{C} \text{ for extended} \\ \hline \end{array}$							
PIC16L	C62X		Stand Oper	dard O ating te ating v	p <b>erati</b> empera	n <b>g Con</b> ature -4 -4 VDD rar	ditions (unless otherwise stated) $10^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial and $0^{\circ}C \leq TA \leq +125^{\circ}C$ for extended nge is the PIC16C62X range.			
Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions			
D001	Vdd	Supply Voltage	3.0		6.0	V	See Figures 12-1, 12-2, 12-3, 12-4, and 12-5			
D001	Vdd	Supply Voltage	2.5	—	6.0	V	See Figures 12-1, 12-2, 12-3, 12-4, and 12-5			
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	—	1.5*	—	V	Device in SLEEP mode			
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	—	1.5*	—	V	Device in SLEEP mode			
D003	VPOR	VDD start voltage to ensure Power-on Reset	—	Vss	—	V	See section on Power-on Reset for details			
D003	VPOR	VDD start voltage to ensure Power-on Reset	_	Vss	—	V	See section on Power-on Reset for details			
D004	SVDD	VDD rise rate to ensure Power-on Reset	0.05*	—	—	V/ms	See section on Power-on Reset for details			
D004	SVDD	VDD rise rate to ensure Power-on Reset	0.05*	—	—	V/ms	See section on Power-on Reset for details			
D005	VBOR	Brown-out Detect Voltage	3.7	4.0	4.3	V	BOREN configuration bit is cleared			
D005	VBOR	Brown-out Detect Voltage	3.7	4.0	4.3	V	BOREN configuration bit is cleared			
D010	Idd	Supply Current <sup>(2)</sup>	_	1.8	3.3	mA	Fosc = 4 MHz, Vdd = 5.5V, WDT disabled, XT mode, ( <b>Note 4</b> )*			
			—	35	70	μA	Fosc = 32 kHz, VDD = 4.0V, WDT disabled, LP			
			_	9.0	20	mA	Fosc = 20 MHz, VDD = 5.5V, WDT disabled, HS mode			
D010	IDD	Supply Current <sup>(2)</sup>	—	1.4	2.5	mA	Fosc = 2.0 MHz, VDD = 3.0V, WDT disabled, XT mode, ( <b>Note 4</b> )			
			-	26	53	μA	Fosc = 32 kHz, VDD = 3.0V, WDT disabled, LP mode			
D020	IPD	Power-down Current <sup>(3)</sup>	—	1.0	2.5 15	μΑ μΑ	VDD=4.0V, WDT disabled (125°C)			
D020	IPD	Power-down Current <sup>(3)</sup>	_	0.7	2	μA	VDD=3.0V, WDT disabled			

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

 $\overline{MCLR}$  = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The  $\Delta$  current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

#### TABLE 12-1: COMPARATOR SPECIFICATIONS

Operating Conditions: VDD range as described in Table 12-1, -40°C<TA<+125°C. Current consumption is specified in Table 12-1.

Characteristics	Sym	Min	Тур	Мах	Units	Comments
Input offset voltage			± 5.0	± 10	mV	
Input common mode voltage		0		Vdd - 1.5	V	
CMRR		+55*			δβ	
Response Time <sup>(1)</sup>			150*	400* 600*	ns ns	PIC16C62X(A) PIC16LC62X
Comparator mode change to output valid				10*	μS	

\* These parameters are characterized but not tested.

**Note 1:** Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

#### TABLE 12-2: VOLTAGE REFERENCE SPECIFICATIONS

Operating Conditions:VDD range as described in Table 12-1, -40°C<TA<+125°C. Current consumption is specified in Table 12-1.

Characteristics	Sym	Min	Тур	Мах	Units	Comments
Resolution			VDD/24 VDD/32		LSB LSB	Low Range (VRR=1) High Range (VRR=0)
Absolute Accuracy				<u>+</u> 1/4 <u>+</u> 1/2	LSB LSB	Low Range (VRR=1) High Range (VRR=0)
Unit Resistor Value (R)			2K*		Ω	Figure 8-1
Settling Time <sup>(1)</sup>				10*	μs	
* These parameters are characterize <b>Note 1:</b> Settling time measured w	zed but not hile VRR =	tested. 1 and VR<3	:0> transitio	ons from 0000	) <b>to</b> 1111	

DS30235J-page 102

### FIGURE 12-14: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING



#### FIGURE 12-15: BROWN-OUT RESET TIMING



### TABLE 12-5:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP<br/>TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2000	—		ns	-40° to +85°C
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7*	18	33*	ms	VDD = 5.0V, -40° to +85°C
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_		Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period	28*	72	132*	ms	VDD = 5.0V, -40° to +85°C
34	Tioz	I/O hi-impedance from MCLR low		—	2.0	μS	
35	TBOR	Brown-out Reset Pulse Width	100*	_		μs	$3.7V \leq V\text{DD} \leq 4.3V$

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.









20-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP)



	Units		INCHES*		Ν	<b>IILLIMETERS</b>	3
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		20			20	
Pitch	р		.026			0.65	
Overall Height	Α	.068	.073	.078	1.73	1.85	1.98
Molded Package Thickness	A2	.064	.068	.072	1.63	1.73	1.83
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25
Overall Width	E	.299	.309	.322	7.59	7.85	8.18
Molded Package Width	E1	.201	.207	.212	5.11	5.25	5.38
Overall Length	D	.278	.284	.289	7.06	7.20	7.34
Foot Length	L	.022	.030	.037	0.56	0.75	0.94
Lead Thickness	С	.004	.007	.010	0.10	0.18	0.25
Foot Angle	¢	0	4	8	0.00	101.60	203.20
Lead Width	В	.010	.013	.015	0.25	0.32	0.38
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-150 Drawing No. C04-072

DS30235J-page 116

#### **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>-xx</u>	¥	<u>/xx</u>	xxx	E	xamples:
Device	Frequency Range	Temperature Range	Package	Pattern	a)	<ul> <li>PIC16C621A - 04/P 301 = Commercial temp PDIP package, 4 MHz, normal VDD limits, QT pattern #301.</li> </ul>
Device Frequency Range	PIC16C6 PIC16C6 PIC16C6 PIC16LC PIC16LC PIC16LC PIC16LC PIC16LC PIC16CF PIC16CF PIC16CC PIC16LC 04 200 04 4 M 20 20 M	52X: VDD range 3.0 52X: VDD range 3.0 52XA: VDD range 3.0 52XA: VDD range 2.5 562XA: VDD range 2.5 572XA: VD range	/ to 6.0V DV to 6.0V (Tape DV to 5.5V OV to 5.5V (Taj SV to 6.0V .5V to 6.0V (Taj .5V to 5.5V 2.5V to 5.5V 2.5V to 5.5V 2.5V to 5.5V 2.5V to 5.5V 2.5V to 5.5V 2.0V to 5.5V a 2.0V to 5.5V (Taj .5V to 5.5V (Taj .5V to 5.5V .5V to 5.5V .2V to 5.5V .5V to 5.5V .2V to 5.5V to 5.5V .2V to 5.5V to 5.5V .2V to 5.5V to 5.5V .2V to 5.5V t	e and Reel) be and Reel) be and Reel) ape and Reel) ape and Reel) Tape and Reel)	)	<ul> <li>PIC16LC622- 04I/SO = Industrial temp., SOI package, 200 kHz, extended VDD limits.</li> </ul>
emperature Range	e - = I = E =	0°C to +70°C -40°C to +85°C -40°C to +125°C				
Package	P = SO = SS = JW* =	PDIP SOIC (Gull Wing, SSOP (209 mil) Windowed CERD	, 300 mil body) NP			
Pattern	3-Digit Pa	attern Code for QTF	Optimize (blank otherwise)	se)		

\* JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type.

#### Sales and Support

#### **Data Sheets**

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

#### **New Customer Notification System**

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.