

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | - |
| Peripherals | Brown-out Detect/Reset, POR, WDT |
| Number of I/O | 13 |
| Program Memory Size | 1.75KB (1K x 14) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 96 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 18-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 18-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16c621a-20e-so |

PIC16C62X

NOTES:

PIC16C62X

4.2.2.3 INTCON Register

The INTCON register is a readable and writable register, which contains the various enable and flag bits for all interrupt sources except the comparator module. See Section 4.2.2.4 and Section 4.2.2.5 for a description of the comparator enable and flag bits.

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

REGISTER 4-3: INTCON REGISTER (ADDRESS 0BH OR 8BH)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF |
| bit 7 | | | | | | | bit 0 |

- bit 7 **GIE:** Global Interrupt Enable bit
1 = Enables all un-masked interrupts
0 = Disables all interrupts
- bit 6 **PEIE:** Peripheral Interrupt Enable bit
1 = Enables all un-masked peripheral interrupts
0 = Disables all peripheral interrupts
- bit 5 **TOIE:** TMR0 Overflow Interrupt Enable bit
1 = Enables the TMR0 interrupt
0 = Disables the TMR0 interrupt
- bit 4 **INTE:** RB0/INT External Interrupt Enable bit
1 = Enables the RB0/INT external interrupt
0 = Disables the RB0/INT external interrupt
- bit 3 **RBIE:** RB Port Change Interrupt Enable bit
1 = Enables the RB port change interrupt
0 = Disables the RB port change interrupt
- bit 2 **TOIF:** TMR0 Overflow Interrupt Flag bit
1 = TMR0 register has overflowed (must be cleared in software)
0 = TMR0 register did not overflow
- bit 1 **INTF:** RB0/INT External Interrupt Flag bit
1 = The RB0/INT external interrupt occurred (must be cleared in software)
0 = The RB0/INT external interrupt did not occur
- bit 0 **RBIF:** RB Port Change Interrupt Flag bit
1 = When at least one of the RB<7:4> pins changed state (must be cleared in software)
0 = None of the RB<7:4> pins have changed state

Legend:

| | | |
|--------------------|------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared x = Bit is unknown |

TABLE 5-3: PORTB FUNCTIONS

| Name | Bit # | Buffer Type | Function |
|---------|-------|-----------------------|---|
| RB0/INT | bit0 | TTL/ST ⁽¹⁾ | Input/output or external interrupt input. Internal software programmable weak pull-up. |
| RB1 | bit1 | TTL | Input/output pin. Internal software programmable weak pull-up. |
| RB2 | bit2 | TTL | Input/output pin. Internal software programmable weak pull-up. |
| RB3 | bit3 | TTL | Input/output pin. Internal software programmable weak pull-up. |
| RB4 | bit4 | TTL | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. |
| RB5 | bit5 | TTL | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. |
| RB6 | bit6 | TTL/ST ⁽²⁾ | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock pin. |
| RB7 | bit7 | TTL/ST ⁽²⁾ | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data pin. |

Legend: ST = Schmitt Trigger, TTL = TTL input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | Value on All Other RESETS |
|---------|--------|------------------|--------|--------|--------|--------|--------|--------|--------|--------------|---------------------------|
| 06h | PORTB | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | xxxx xxxx | uuuu uuuu |
| 86h | TRISB | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 1111 1111 | 1111 1111 |
| 81h | OPTION | RBP _U | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |

Legend: u = unchanged, x = unknown

Note 1: Shaded bits are not used by PORTB.

6.2 Using Timer0 with External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.2.1 EXTERNAL CLOCK SYNCHRONIZATION


When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for T0CKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on T0CKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

6.2.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the TMR0 is actually incremented. Figure 6-5 shows the delay from the external clock edge to the timer incrementing.

FIGURE 6-5: TIMER0 TIMING WITH EXTERNAL CLOCK



PIC16C62X

EXAMPLE 8-1: VOLTAGE REFERENCE CONFIGURATION

| | | |
|-------|------------|------------------|
| MOVLW | 0x02 | ; 4 Inputs Muxed |
| MOVWF | CMCON | ; to 2 comps. |
| BSF | STATUS,RP0 | ; go to Bank 1 |
| MOVLW | 0x0F | ; RA3-RA0 are |
| MOVWF | TRISA | ; inputs |
| MOVLW | 0xA6 | ; enable VREF |
| MOVWF | VRCON | ; low range |
| | | ; set VR<3:0>=6 |
| BCF | STATUS,RP0 | ; go to Bank 0 |
| CALL | DELAY10 | ; 10μs delay |

8.2 Voltage Reference Accuracy/Error

The full range of VSS to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 8-1) keep VREF from approaching VSS or VDD. The voltage reference is VDD derived and therefore, the VREF output changes with fluctuations in VDD. The tested absolute accuracy of the voltage reference can be found in Table 12-2.

8.3 Operation During SLEEP

When the device wakes up from SLEEP through an interrupt or a Watchdog Timer time-out, the contents of the VRCON register are not affected. To minimize current consumption in SLEEP mode, the voltage reference should be disabled.

8.4 Effects of a RESET

A device RESET disables the voltage reference by clearing bit VREN (VRCON<7>). This reset also disconnects the reference from the RA2 pin by clearing bit VROE (VRCON<6>) and selects the high voltage range by clearing bit VRR (VRCON<5>). The VREF value select bits, VRCON<3:0>, are also cleared.

8.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RA2 pin if the TRISA<2> bit is set and the VROE bit, VRCON<6>, is set. Enabling the voltage reference output onto the RA2 pin with an input signal present will increase current consumption. Connecting RA2 as a digital output with VREF enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited drive capability, a buffer must be used in conjunction with the voltage reference output for external connections to VREF. Figure 8-2 shows an example buffering technique.

FIGURE 8-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE




TABLE 8-1: REGISTERS ASSOCIATED WITH VOLTAGE REFERENCE

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value On POR | Value On All Other RESETS |
|---------|-------|-------|-------|-------|--------|--------|--------|--------|--------|--------------|---------------------------|
| 9Fh | VRCON | VREN | VROE | VRR | — | VR3 | VR2 | VR1 | VR0 | 000- 0000 | 000- 0000 |
| 1Fh | CMCON | C2OUT | C1OUT | — | — | CIS | CM2 | CM1 | CM0 | 00-- 0000 | 00-- 0000 |
| 85h | TRISA | — | — | — | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | ---1 1111 | ---1 1111 |

Note: - = Unimplemented, read as "0"

9.0 SPECIAL FEATURES OF THE CPU

Special circuits to deal with the needs of real-time applications are what sets a microcontroller apart from other processors. The PIC16C62X family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection.

These are:

1. OSC selection
2. RESET
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
3. Interrupts
4. Watchdog Timer (WDT)
5. SLEEP
6. Code protection
7. ID Locations
8. In-Circuit Serial Programming™

The PIC16C62X devices have a Watchdog Timer which is controlled by configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. There is also circuitry to RESET the device if a brown-out occurs, which provides at least a 72 ms RESET. With these three functions on-chip, most applications need no external RESET circuitry.

The SLEEP mode is designed to offer a very low current Power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options.

PIC16C62X

9.9 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note: Microchip does not recommend code protecting windowed devices.

9.10 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during Program/Verify. Only the Least Significant 4 bits of the ID locations are used.

9.11 In-Circuit Serial Programming™


The PIC16C62X microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a Program/Verify mode by holding the RB6 and RB7 pins low, while raising the MCLR (VPP) pin from VIL to VIH (see programming specification). RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After RESET, to place the device into Programming/Verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC16C6X/7X/9XX Programming Specification (DS30228).

A typical In-Circuit Serial Programming connection is shown in Figure 9-19.

FIGURE 9-19: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



PIC16C62X

| BCF | | Bit Clear f | | | | | | |
|------------------|--|-------------|------|--|----|------|------|------|
| Syntax: | [<i>label</i>] BCF f,b | | | | | | | |
| Operands: | $0 \leq f \leq 127$ $0 \leq b \leq 7$ | | | | | | | |
| Operation: | $0 \rightarrow (f)$ | | | | | | | |
| Status Affected: | None | | | | | | | |
| Encoding: | <table border="1"><tr><td>01</td><td>00bb</td><td>bfff</td><td>ffff</td></tr></table> | | | | 01 | 00bb | bfff | ffff |
| 01 | 00bb | bfff | ffff | | | | | |
| Description: | Bit 'b' in register 'f' is cleared. | | | | | | | |
| Words: | 1 | | | | | | | |
| Cycles: | 1 | | | | | | | |
| Example | <div>BCF FLAG_REG, 7</div> <div>Before Instruction</div> <div>FLAG_REG = 0xC7</div> <div>After Instruction</div> <div>FLAG_REG = 0x47</div> | | | | | | | |

| BSF | | Bit Set f | | | |
|------------------|--|-----------|------|------|--|
| Syntax: | [<i>label</i>] BSF f,b | | | | |
| Operands: | $0 \leq f \leq 127$ $0 \leq b \leq 7$ | | | | |
| Operation: | $1 \rightarrow (f)$ | | | | |
| Status Affected: | None | | | | |
| Encoding: | 01 | 01bb | bfff | ffff | |
| Description: | Bit 'b' in register 'f' is set. | | | | |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Example | BSF FLAG_REG, 7 | | | | |
| | Before Instruction | | | | |
| | FLAG_REG = 0x0A | | | | |
| | After Instruction | | | | |
| | FLAG_REG = 0x8A | | | | |

| BTFSC | | Bit Test, Skip if Clear | | | | | | | |
|------------------|---|------------------------------|----------------------------|--|----|------|------|------|--|
| Syntax: | [<i>label</i>] BTFSC f,b | | | | | | | | |
| Operands: | $0 \leq f \leq 127$ $0 \leq b \leq 7$ | | | | | | | | |
| Operation: | skip if (f) = 0 | | | | | | | | |
| Status Affected: | None | | | | | | | | |
| Encoding: | <table border="1"><tr><td>01</td><td>10bb</td><td>bfff</td><td>ffff</td></tr></table> | | | | 01 | 10bb | bfff | ffff | |
| 01 | 10bb | bfff | ffff | | | | | | |
| Description: | If bit 'b' in register 'f' is '0', then the next instruction is skipped. If bit 'b' is '0', then the next instruction fetched during the current instruction execution is discarded, and a NOP is executed instead, making this a two-cycle instruction. | | | | | | | | |
| Words: | 1 | | | | | | | | |
| Cycles: | 1(2) | | | | | | | | |
| Example | HERE FALSE TRUE | BTFSC GOTO • • • | FLAG,1 PROCESS_CO DE | | | | | | |

Before Instruction
PC = address HERE

After Instruction
if FLAG<1> = 0,
PC = address TRUE
if FLAG<1> = 1,
PC = address FALSE

| BTFSS | | Bit Test f, Skip if Set | | | | | | |
|--------------------|---|-------------------------|------------|--|----|------|------|------|
| Syntax: | [<i>label</i>] BTFSS f,b | | | | | | | |
| Operands: | $0 \leq f \leq 127$ $0 \leq b < 7$ | | | | | | | |
| Operation: | skip if (f) = 1 | | | | | | | |
| Status Affected: | None | | | | | | | |
| Encoding: | <table><tr><td>01</td><td>11bb</td><td>bfff</td><td>ffff</td></tr></table> | | | | 01 | 11bb | bfff | ffff |
| 01 | 11bb | bfff | ffff | | | | | |
| Description: | If bit 'b' in register 'f' is '1', then the next instruction is skipped. If bit 'b' is '1', then the next instruction fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a two-cycle instruction. | | | | | | | |
| Words: | 1 | | | | | | | |
| Cycles: | 1(2) | | | | | | | |
| Example | HERE | BTFSS | FLAG,1 | | | | | |
| | FALSE | GOTO | PROCESS_CO | | | | | |
| | TRUE | • | DE | | | | | |
| | | • | | | | | | |
| | | • | | | | | | |
| Before Instruction | | | | | | | | |
| PC = address HERE | | | | | | | | |
| After Instruction | | | | | | | | |
| if FLAG<1> = 0, | | | | | | | | |
| PC = address FALSE | | | | | | | | |
| if FLAG<1> = 1, | | | | | | | | |
| PC = address TRUE | | | | | | | | |

| CALL | | Call Subroutine | | | | | | | |
|------------------|---|-----------------|------|--|--|----|------|------|------|
| Syntax: | [<i>label</i>] CALL k | | | | | | | | |
| Operands: | $0 \leq k \leq 2047$ | | | | | | | | |
| Operation: | (PC)+ 1 → TOS, k → PC<10:0>, (PCLATH<4:3>) → PC<12:11> | | | | | | | | |
| Status Affected: | None | | | | | | | | |
| Encoding: | <table border="1"><tr><td>10</td><td>0kkk</td><td>kkkk</td><td>kkkk</td></tr></table> | | | | | 10 | 0kkk | kkkk | kkkk |
| 10 | 0kkk | kkkk | kkkk | | | | | | |
| Description: | Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction. | | | | | | | | |
| Words: | 1 | | | | | | | | |
| Cycles: | 2 | | | | | | | | |
| Example | <pre>HERE CALL THER E</pre> <p>Before Instruction PC = Address HERE</p> <p>After Instruction PC = Address THERE TOS = Address HERE+1</p> | | | | | | | | |

| CLRF | | Clear f | | | | | | |
|------------------|---|---------|------|--|----|------|------|------|
| Syntax: | [<i>label</i>] CLRF f | | | | | | | |
| Operands: | $0 \leq f \leq 127$ | | | | | | | |
| Operation: | 00h → (f) 1 → Z | | | | | | | |
| Status Affected: | Z | | | | | | | |
| Encoding: | <table border="1"><tr><td>00</td><td>0001</td><td>1fff</td><td>ffff</td></tr></table> | | | | 00 | 0001 | 1fff | ffff |
| 00 | 0001 | 1fff | ffff | | | | | |
| Description: | The contents of register 'f' are cleared and the Z bit is set. | | | | | | | |
| Words: | 1 | | | | | | | |
| Cycles: | 1 | | | | | | | |
| Example | <pre>CLRF FLAG_REG</pre> <p>Before Instruction</p> <p>FLAG_REG = 0x5A</p> <p>After Instruction</p> <p>FLAG_REG = 0x00</p> <p>Z = 1</p> | | | | | | | |

| MOVF | | Move f | | | |
|-------------------|---|--------|--------------|------|--|
| Syntax: | [<i>label</i>] MOVF f,d | | | | |
| Operands: | $0 \leq f \leq 127$ $d \in [0,1]$ | | | | |
| Operation: | $(f) \rightarrow (dest)$ | | | | |
| Status Affected: | Z | | | | |
| Encoding: | 00 | 1000 | dfff | ffff | |
| Description: | The contents of register f is moved to a destination dependent upon the status of d. If d = 0, destination is W register. If d = 1, the destination is file register f itself. d = 1 is useful to test a file register since status flag Z is affected. | | | | |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Example | MOVF FSR, 0 | | | | |
| After Instruction | | | | | |
| | W | = | value in FSR | | |
| | register | | | | |
| | Z | = | 1 | | |

| MOVWF | Move W to f | | | | |
|------------------|---|------|------|------|------|
| Syntax: | [<i>label</i>] MOVWF f | | | | |
| Operands: | 0 ≤ f ≤ 127 | | | | |
| Operation: | (W) → (f) | | | | |
| Status Affected: | None | | | | |
| Encoding: | <table><tr><td>00</td><td>0000</td><td>1fff</td><td>ffff</td></tr></table> | 00 | 0000 | 1fff | ffff |
| 00 | 0000 | 1fff | ffff | | |
| Description: | Move data from W register to register 'f'. | | | | |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Example | MOVWF OPTION Before Instruction OPTION = 0xFF W = 0x4F After Instruction OPTION = 0x4F W = 0x4F | | | | |

| NOP | No Operation | | | |
|------------------|----------------------|------|------|------|
| Syntax: | [<i>label</i>] NOP | | | |
| Operands: | None | | | |
| Operation: | No operation | | | |
| Status Affected: | None | | | |
| Encoding: | 00 | 0000 | 0xx0 | 0000 |
| Description: | No operation. | | | |
| Words: | 1 | | | |
| Cycles: | 1 | | | |
| Example | NOP | | | |

| OPTION | Load Option Register | | | | |
|------------------|--|------|------|------|------|
| Syntax: | [<i>label</i>] OPTION | | | | |
| Operands: | None | | | | |
| Operation: | (W) → OPTION | | | | |
| Status Affected: | None | | | | |
| Encoding: | <table><tr><td>00</td><td>0000</td><td>0110</td><td>0010</td></tr></table> | 00 | 0000 | 0110 | 0010 |
| 00 | 0000 | 0110 | 0010 | | |
| Description: | <p>The contents of the W register are loaded in the OPTION register.</p> <p>This instruction is supported for code compatibility with PIC16C5X products. Since OPTION is a readable/writable register, the user can directly address it.</p> | | | | |
| Words: | 1 | | | | |
| Cycles: | 1 | | | | |
| Example | <div>To maintain upward compatibility with future PICmicro[®] products, do not use this instruction.</div> | | | | |

PIC16C62X

RETFIE Return from Interrupt

Syntax: [*label*] RETFIE

Operands: None

Operation: TOS → PC,
1 → GIE

Status Affected: None

Encoding:

| | | | |
|----|------|------|------|
| 00 | 0000 | 0000 | 1001 |
|----|------|------|------|

Description: Return from Interrupt. Stack is POPed and Top of Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two-cycle instruction.

Words: 1

Cycles: 2

Example
RETFIE
After Interrupt
PC = TOS
GIE = 1

RETLW Return with Literal in W

Syntax: [*label*] RETLW *k*

Operands: $0 \leq k \leq 255$

Operation: $k \rightarrow (W)$;
TOS → PC

Status Affected: None

Encoding:

| | | | |
|----|------|------|------|
| 11 | 01xx | kkkk | kkkk |
|----|------|------|------|

Description: The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.

Words: 1

Cycles: 2

Example
CALL TABLE;W contains
table
;offset value
TABLE • ;W now has table value
•
•
ADDWF PC ;W = offset
RETLW k1 ;Begin table
RETLW k2 ;
•
•
•
RETLW kn ; End of table
Before Instruction
W = 0x07
After Instruction
W = value of k8

RETURN Return from Subroutine

Syntax: [*label*] RETURN

Operands: None

Operation: TOS → PC

Status Affected: None

Encoding:

| | | | |
|----|------|------|------|
| 00 | 0000 | 0000 | 1000 |
|----|------|------|------|

Description: Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.

Words: 1


Cycles: 2

Example
RETURN
After Interrupt
PC = TOS

PIC16C62X

NOTES:

FIGURE 12-10: PIC16C620A/C621A/C622A/CR620A - 40 VOLTAGE-FREQUENCY GRAPH, $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$



PIC16C62X

12.1 DC Characteristics: PIC16C62X-04 (Commercial, Industrial, Extended) PIC16C62X-20 (Commercial, Industrial, Extended) PIC16LC62X-04 (Commercial, Industrial, Extended)

| PIC16C62X | | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ for commercial and $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended | | | | |
|------------|------|--|---|------|-----|-------|---|
| PIC16LC62X | | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ for commercial and $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended Operating voltage VDD range is the PIC16C62X range. | | | | |
| Param. No. | Sym | Characteristic | Min | Typ† | Max | Units | Conditions |
| D001 | VDD | Supply Voltage | 3.0 | — | 6.0 | V | See Figures 12-1, 12-2, 12-3, 12-4, and 12-5 |
| D001 | VDD | Supply Voltage | 2.5 | — | 6.0 | V | See Figures 12-1, 12-2, 12-3, 12-4, and 12-5 |
| D002 | VDR | RAM Data Retention Voltage ⁽¹⁾ | — | 1.5* | — | V | Device in SLEEP mode |
| D002 | VDR | RAM Data Retention Voltage ⁽¹⁾ | — | 1.5* | — | V | Device in SLEEP mode |
| D003 | VPOR | VDD start voltage to ensure Power-on Reset | — | VSS | — | V | See section on Power-on Reset for details |
| D003 | VPOR | VDD start voltage to ensure Power-on Reset | — | VSS | — | V | See section on Power-on Reset for details |
| D004 | SVDD | VDD rise rate to ensure Power-on Reset | 0.05* | — | — | V/ms | See section on Power-on Reset for details |
| D004 | SVDD | VDD rise rate to ensure Power-on Reset | 0.05* | — | — | V/ms | See section on Power-on Reset for details |
| D005 | VBOR | Brown-out Detect Voltage | 3.7 | 4.0 | 4.3 | V | BOREN configuration bit is cleared |
| D005 | VBOR | Brown-out Detect Voltage | 3.7 | 4.0 | 4.3 | V | BOREN configuration bit is cleared |
| D010 | IDD | Supply Current ⁽²⁾ | — | 1.8 | 3.3 | mA | FOSC = 4 MHz, VDD = 5.5V, WDT disabled, XT mode, (Note 4)* |
| | | | — | 35 | 70 | μA | FOSC = 32 kHz, VDD = 4.0V, WDT disabled, LP mode |
| | | | — | 9.0 | 20 | mA | FOSC = 20 MHz, VDD = 5.5V, WDT disabled, HS mode |
| D010 | IDD | Supply Current ⁽²⁾ | — | 1.4 | 2.5 | mA | FOSC = 2.0 MHz, VDD = 3.0V, WDT disabled, XT mode, (Note 4) |
| | | | — | 26 | 53 | μA | FOSC = 32 kHz, VDD = 3.0V, WDT disabled, LP mode |
| D020 | IPD | Power-down Current ⁽³⁾ | — | 1.0 | 2.5 | μA | VDD=4.0V, WDT disabled |
| D020 | IPD | Power-down Current ⁽³⁾ | — | 0.7 | 2 | μA | VDD=3.0V, WDT disabled |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

Note 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

Note 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.

Note 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: $I_r = V_{DD}/2R_{EXT}$ (mA) with REXT in kΩ.

Note 5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

PIC16C62X

12.2 DC Characteristics: PIC16C62XA-04 (Commercial, Industrial, Extended) PIC16C62XA-20 (Commercial, Industrial, Extended) PIC16LC62XA-04 (Commercial, Industrial, Extended (CONT.))

| PIC16C62XA | | | Standard Operating Conditions (unless otherwise stated) | | | | |
|-------------|--------------------|---|--|------|-----|-------|-------------------------------------|
| | | | Operating temperature -40°C ≤ TA ≤ +85°C for industrial and 0°C ≤ TA ≤ +70°C for commercial and -40°C ≤ TA ≤ +125°C for extended | | | | |
| PIC16LC62XA | | | Standard Operating Conditions (unless otherwise stated) | | | | |
| | | | Operating temperature -40°C ≤ TA ≤ +85°C for industrial and 0°C ≤ TA ≤ +70°C for commercial and -40°C ≤ TA ≤ +125°C for extended | | | | |
| Param. No. | Sym | Characteristic | Min | Typ† | Max | Units | Conditions |
| D022 | ΔI _{WDT} | WDT Current ⁽⁵⁾ | — | 6.0 | 10 | μA | V _{DD} = 4.0V (125°C) |
| D022A | ΔI _{BOR} | Brown-out Reset Current ⁽⁵⁾ | — | 75 | 125 | μA | BOD enabled, V _{DD} = 5.0V |
| D023 | ΔI _{COMP} | Comparator Current for each Comparator ⁽⁵⁾ | — | 30 | 60 | μA | V _{DD} = 4.0V |
| D023A | ΔI _{VREF} | VREF Current ⁽⁵⁾ | — | 80 | 135 | μA | V _{DD} = 4.0V |
| D022 | ΔI _{WDT} | WDT Current ⁽⁵⁾ | — | 6.0 | 10 | μA | V _{DD} =4.0V (125°C) |
| D022A | ΔI _{BOR} | Brown-out Reset Current ⁽⁵⁾ | — | 75 | 125 | μA | BOD enabled, V _{DD} = 5.0V |
| D023 | ΔI _{COMP} | Comparator Current for each Comparator ⁽⁵⁾ | — | 30 | 60 | μA | V _{DD} = 4.0V |
| D023A | ΔI _{VREF} | VREF Current ⁽⁵⁾ | — | 80 | 135 | μA | V _{DD} = 4.0V |
| 1A | FOSC | LP Oscillator Operating Frequency | 0 | — | 200 | kHz | All temperatures |
| | | RC Oscillator Operating Frequency | 0 | — | 4 | MHz | All temperatures |
| | | XT Oscillator Operating Frequency | 0 | — | 4 | MHz | All temperatures |
| | | HS Oscillator Operating Frequency | 0 | — | 20 | MHz | All temperatures |
| 1A | FOSC | LP Oscillator Operating Frequency | 0 | — | 200 | kHz | All temperatures |
| | | RC Oscillator Operating Frequency | 0 | — | 4 | MHz | All temperatures |
| | | XT Oscillator Operating Frequency | 0 | — | 4 | MHz | All temperatures |
| | | HS Oscillator Operating Frequency | 0 | — | 20 | MHz | All temperatures |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which V_{DD} can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all I_{DD} measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to V_{DD},

MCLR = V_{DD}; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to V_{DD} or V_{SS}.

4: For RC osc configuration, current through R_{EXT} is not included. The current through the resistor can be estimated by the formula: I_r = V_{DD}/2R_{EXT} (mA) with R_{EXT} in kΩ.

5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base I_{DD} or I_{PD} measurement.

6: Commercial temperature range only.

PIC16C62X

FIGURE 13-3: I_{DD} VS. V_{DD} (XT OSC 4 MHZ)




FIGURE 13-4: I_{OL} vs. V_{OL}, V_{DD} = 3.0V




FIGURE 13-5: I_{OH} vs. V_{OH} , $V_{DD} = 3.0V$






FIGURE 13-6: I_{OL} vs. V_{OL} , $V_{DD} = 5.5V$



PIC16C62X

FIGURE 13-7: I_{OH} vs. V_{OH} , $V_{DD} = 5.5V$



PIC16C62X

NOTES:

PIC16C62X

NOTES: