

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XF

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | PIC  |
| Core Size                  | 8-Bit  |
| Speed                      | 4MHz   |
| Connectivity               | -  |
| Peripherals                | Brown-out Detect/Reset, POR, WDT   |
| Number of I/O              | 13   |
| Program Memory Size        | 1.75KB (1K x 14)   |
| Program Memory Type        | OTP  |
| EEPROM Size                | -  |
| RAM Size                   | 96 × 8   |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V  |
| Data Converters            | -  |
| Oscillator Type            | External   |
| Operating Temperature      | -40°C ~ 125°C (TA)   |
| Mounting Type              | Surface Mount  |
| Package / Case             | 18-SOIC (0.295", 7.50mm Width)   |
| Supplier Device Package    | 18-SOIC  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic16c621at-04e-so |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, KEELOQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Accuron, Application Maestro, dsPIC, dsPICDEM, dsPICDEM.net, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICC, PICkit, PICDEM, PICDEM.net, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPIC, Select Mode, SmartSensor, SmartShunt, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



# 3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16C62X family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16C62X uses a Harvard architecture, in which, program and data are accessed from separate memories using separate busses. This improves bandwidth over traditional von Neumann architecture, where program and data are fetched from the same memory. Separating program and data memory further allows instructions to be sized differently than 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (35) execute in a single cycle (200 ns @ 20 MHz) except for program branches.

The PIC16C620(A) and PIC16CR620A address 512 x 14 on-chip program memory. The PIC16C621(A) addresses  $1K \times 14$  program memory. The PIC16C622(A) addresses  $2K \times 14$  program memory. All program memory is internal.

The PIC16C62X can directly or indirectly address its register files or data memory. All special function registers including the program counter are mapped in the data memory. The PIC16C62X has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any Addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16C62X simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC16C62X devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a Borrow and Digit Borrow out bit, respectively, bit in subtraction. See the SUBLW and SUBWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with a description of the device pins in Table 3-1.

### FIGURE 4-4: DATA MEMORY MAP FOR THE PIC16C620/621

| File<br>Address | 3                   |                     | File<br>Address |
|-----------------|---------------------|---------------------|-----------------|
| 00h             | INDF <sup>(1)</sup> | INDF <sup>(1)</sup> | 80h             |
| 01h             | TMR0                | OPTION              | 81h             |
| 02h             | PCL                 | PCL                 | 82h             |
| 03h             | STATUS              | STATUS              | 83h             |
| 04h             | FSR                 | FSR                 | 84h             |
| 05h             | PORTA               | TRISA               | 85h             |
| 06h             | PORTB               | TRISB               | 86h             |
| 07h             |                     |                     | 87h             |
| 08h             |                     |                     | 88h             |
| 09h             |                     |                     | 89h             |
| 0Ah             | PCLATH              | PCLATH              | 8Ah             |
| 0Bh             | INTCON              | INTCON              | 8Bh             |
| 0Ch             | PIR1                | PIE1                | 8Ch             |
| 0Dh             |                     |                     | 8Dh             |
| 0Eh             |                     | PCON                | 8Eh             |
| 0Fh             |                     |                     | 8Fh             |
| 10h             |                     |                     | 90h             |
| 11h             |                     |                     | 91h             |
| 12h             |                     |                     | 92h             |
| 13h             |                     |                     | 93h             |
| 14h             |                     |                     | 94h             |
| 15h             |                     |                     | 95h             |
| 16h             |                     |                     | 96h             |
| 17h             |                     |                     | 97h             |
| 18h             |                     |                     | 98h             |
| 19h             |                     |                     | 99h             |
| 1Ah             |                     |                     | 9Ah             |
| 1Bh             |                     |                     | 9Bh             |
| 1Ch             |                     |                     | 9Ch             |
| 1Dh             |                     |                     | 9Dh             |
| 1Eh             |                     |                     | 9Eh             |
| 1Fh             | CMCON               | VRCON               | 9Fh             |
| 20h             | Osmanal             |                     | A0h             |
|                 | Purpose             |                     |                 |
| 6Eb             | Register            |                     |                 |
|                 |                     |                     |                 |
| 70n             |                     |                     |                 |
| Į               |                     |                     | _               |
|                 |                     |                     |                 |
|                 |                     |                     |                 |
| 7Fh             | Donk 0              | Dorld 1             | FFh             |
|                 | Dank U              | Bank T              |                 |
| Unimp           | plemented data me   | mory locations, r   | ead as '0'.     |
| Note 1:         | Not a physical re   | egister.            |                 |
|                 |                     |                     |                 |

# FIGURE 4-5:

### DATA MEMORY MAP FOR THE PIC16C622

| File<br>Address | 3                   |                     | File<br>Address |
|-----------------|---------------------|---------------------|-----------------|
| 00h             | INDF <sup>(1)</sup> | INDF <sup>(1)</sup> | 80h             |
| 01h             | TMR0                | OPTION              | 81h             |
| 02h             | PCL                 | PCL                 | 82h             |
| 03h             | STATUS              | STATUS              | 83h             |
| 04h             | FSR                 | FSR                 | 84h             |
| 05h             | PORTA               | TRISA               | 85h             |
| 06h             | PORTB               | TRISB               | 86h             |
| 07h             |                     |                     | 87h             |
| 08h             |                     |                     | 88h             |
| 09h             |                     |                     | 89h             |
| 0Ah             | PCLATH              | PCLATH              | 8Ah             |
| 0Bh             | INTCON              | INTCON              | 8Bh             |
| 0Ch             | PIR1                | PIE1                | 8Ch             |
| 0Dh             |                     |                     | 8Dh             |
| 0Eh             |                     | PCON                | 8Eh             |
| 0Fh             |                     |                     | 8Fh             |
| 10h             |                     |                     | 90h             |
| 11h             |                     |                     | 91h             |
| 12h             |                     |                     | 92h             |
| 13h             |                     |                     | 93h             |
| 14h             |                     |                     | 94h             |
| 15h             |                     |                     | 95h             |
| 16h             |                     |                     | 96h             |
| 17h             |                     |                     | 97h             |
| 18h             |                     |                     | 98h             |
| 19h             |                     |                     | 99h             |
| 1Ah             |                     |                     | 9Ah             |
| 1Bh             |                     |                     | 9Bh             |
| 1Ch             |                     |                     | 9Ch             |
| 1Dh             |                     |                     | 9Dh             |
| 1Eh             |                     |                     | 9Eh             |
| 1Fh             | CMCON               | VRCON               | 9Fh             |
| 20h             |                     |                     | A0h             |
|                 | General             | General             | 7.011           |
|                 | Purpose<br>Register | Purpose<br>Register |                 |
|                 | rtogiotor           | rtogiotor           | BFh             |
|                 |                     |                     | C0h             |
|                 |                     |                     |                 |
|                 |                     |                     |                 |
|                 |                     |                     |                 |
| 7Fh             |                     |                     | FFh             |
| ,,,,,           | Bank 0              | Bank 1              |                 |
|                 |                     |                     |                 |
| Unimp           | plemented data me   | mory locations, re  | ead as '0'.     |
| Note 1:         | Not a physical m    | aistor              |                 |
| NOLE T:         | not a physical re   | ะษารเษา.            |                 |

## 4.2.2.1 STATUS Register

The STATUS register, shown in Register 4-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000uuluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any STATUS bit. For other instructions not affecting any STATUS bits, see the "Instruction Set Summary".

- Note 1: The IRP and RP1 bits (STATUS<7:6>) are not used by the PIC16C62X and should be programmed as '0'. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
  - 2: The <u>C and DC bits</u> operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

## REGISTER 4-1: STATUS REGISTER (ADDRESS 03H OR 83H)

| Reserved                 | Reserved  | R/W-0   | R-1  | R-1   | R/W-x  | R/W-x   | R/W-x   |
|--------------------------|---|---|--|---|--|---|---|
| IRP                      | RP1   | RP0   | TO   | PD  | Z  | DC  | С   |
| bit 7                    | •   |   |  |   |  |   | bit 0   |
|                          |   |   |  |   |  |   |   |
| IRP: Regis               | ster Bank Sele  | ect bit (used   | d for indirect   | addressing  | )  |   |   |
| 1 = Bank 2               | 2, 3 (100h - 1F   | FFh)  |  |   |  |   |   |
| 0 = Bank (<br>The IRP hi | ), 1 (UUN - FFI<br>it is reserved   | n)<br>on the PIC:   | 16C62X alw   | /avs maintai  | in this hit cle  | ar  |   |
| RP<1·0>                  | Register Banl   | C Select hits   | s (used for c  | lirect addres   | sina)  |   |   |
| 01 = Bank                | 1 (80h - FFh  | )   |  |   | Joinig)  |   |   |
| 00 = Bank                | 0 (00h - 7Fh)   | )   |  |   |  |   |   |
| Each bank                | is 128 bytes.   | The RP1 b   | oit is reserve   | ed on the Pl  | C16C62X; a   | lways maint   | ain this bit  |
| clear.                   |   |   |  |   |  |   |   |
| IU: Time-o               |   |   | tion or at t   | I Dinatruati  | ~~   |   |   |
| 1 = Alter p<br>0 = A WD1 | ower-up, сък<br>Г time-out осо  | curred  |  | EP Instructi  | on   |   |   |
| PD: Power                | r-down bit  |   |  |   |  |   |   |
| 1 = After p              | ower-up or by   | / the CLRWI   | DT instructio  | n   |  |   |   |
| 0 = By exe               | ecution of the  | SLEEP inst  | ruction  |   |  |   |   |
| Z: Zero bit              |   |   |  |   |  |   |   |
| 1 = The re               | sult of an ariti  | hmetic or lo  | gic operatio   | n is zero   | <b>`</b>   |   |   |
|                          | suit of an and  |   |  |   | )<br>instructions  | )(for borrow)   | the polarity  |
| is reversed              | any/bonow b<br>1)   | IL (ADDWF ,   | ADDLW, SU  | вым, зовиг  | Instructions   |   | the polarity  |
| 1 = A carry              | /-out from the  | 4th low or  | der bit of the   | result occu   | rred   |   |   |
| 0 <b>= No car</b>        | ry-out from th  | e 4th low o   | rder bit of th   | ie result   |  |   |   |
| C: Carry/b               | orrow bit (ADI  | DWF, ADDI   | W,SUBLW,S  | SUBWF instr   | uctions)   |   |   |
| 1 = A carry              | /-out from the  | Most Signi  | ficant bit of  | the result of   | ccurred  |   |   |
| 0 = No car               | ry-out from th  | ie Most Sig   | nificant dit o   |   | occurrea   | مرامي مراما   |   |
| Note:                    | complement  | of the seco   | s reversed.<br>nd operand  | For rotate  | ON IS EXECUT   | ) instruction   | s this bit is   |
|                          | loaded with e   | ither the high  | gh or low or   | der bit of the  | e source reg   | ister.  | o, and bit lo   |
| Legend:                  |   |   |  |   |  |   |   |
| R = Reada                | able bit  | VV = VV   | ritable bit  | U = Unin  | nplemented   | bit, read as  | '0'   |
| - n = Value              | e at POR  | '1' = Bi  | t is set   | '0' = Bit i   | s cleared  | x = Bit is u  | nknown  |
|                          | Reserved           IRP           bit 7           IRP: Regis           1 = Bank 2           0 = Bank 0           The IRP bit           RP<1:0>:           01 = Bank 0           RP<1:0>:           01 = Bank 0           Bank 0           RP<1:0>:           01 = Bank 0           RP<1:0>:           01 = Bank 0           RP<1:0>:           0 = Bank 0           I = After p           0 = A WD1           PD: Power           1 = After p           0 = By exee           Z: Zero bit           1 = The re           0 = The re           DC: Digit c           is reversed           1 = A carry           0 = No car           C: Carry/b           1 = A carry           0 = No car           Note:           Legend:           R = Reada           - n = Value | ReservedReservedIRPRP1bit 7IRP: Register Bank Sele1 = Bank 2, 3 (100h - 1f0 = Bank 0, 1 (00h - FFIThe IRP bit is reservedRP<1:0>: Register Bank01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes.clear.TO: Time-out bit1 = After power-up, CLR0 = A WDT time-out occPD: Power-down bit1 = After power-up or by0 = By execution of theZ: Zero bit1 = The result of an arith0 = The result of an arith0 = The result of an arith0 = No carry-out from the0 = No carry-out from | ReservedRevolR/W-0IRPRP1RP0bit 7IRP: Register Bank Select bit (used1 = Bank 2, 3 (100h - 1FFh)0 = Bank 0, 1 (00h - FFh)The IRP bit is reserved on the PIC? <b>RP&lt;1:0&gt;</b> : Register Bank Select bits01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes. The RP1 bitclear. <b>TO</b> : Time-out bit1 = After power-up, CLRWDT instruct0 = A WDT time-out occurred <b>PD</b> : Power-down bit1 = After power-up or by the CLRWD0 = By execution of the SLEEP inst <b>Z</b> : Zero bit1 = The result of an arithmetic or lo0 = The result of an arithmetic or lo0 = The result of an arithmetic or lo0 = C: Digit carry/borrow bit (ADDWF, is reversed)1 = A carry-out from the 4th low or0 = No carry-out from the Most Signi0 = No carry-out from the Most Signi <td>ReservedR/W-0R-1IRPRP1RP0TObit 7IRP: Register Bank Select bit (used for indirect1 = Bank 2, 3 (100h - 1FFh)0 = Bank 0, 1 (00h - FFh)The IRP bit is reserved on the PIC16C62X; alwRP&lt;1:0&gt;: Register Bank Select bits (used for d)01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes. The RP1 bit is reservedclear.TO: Time-out bit1 = After power-up, CLRWDT instruction, or SLE0 = A WDT time-out occurredPD: Power-down bit1 = After power-up or by the CLRWDT instructio0 = By execution of the SLEEP instructionZ: Zero bit1 = The result of an arithmetic or logic operatio0 = C: Digit carry/borrow bit (ADDWF, ADDLW, SUD)is reversed)1 = A carry-out from the 4th low order bit of the0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-</td> <td>Reserved       Revol       R-1       R-1       R-1         IRP       RP1       RP0       TO       PD         bit 7         IRP: Register Bank Select bit (used for indirect addressing<br/>1 = Bank 2, 3 (100h - 1FFh)<br/>0 = Bank 0, 1 (00h - FFh)         The IRP bit is reserved on the PIC16C62X; always maintait         RP&lt;1:0&gt;: Register Bank Select bits (used for direct address<br/>01 = Bank 1 (80h - FFh)<br/>00 = Bank 0 (00h - 7Fh)         Each bank is 128 bytes. The RP1 bit is reserved on the PIC<br/>clear.         TO:       Time-out bit         1 = After power-up, CLRWDT instruction, or SLEEP instruction<br/>0 = A WDT time-out occurred         PD:       Power-down bit         1 = After power-up or by the CLRWDT instruction<br/>0 = By execution of the SLEEP instruction         2: Zero bit       1 = The result of an arithmetic or logic operation is zero<br/>0 = The result of an arithmetic or logic operation is not zero         DC:       Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF<br/>is reversed)         1 = A carry-out from the 4th low order bit of the result occur<br/>0 = No carry-out from the Most Significant bit of the result of<br/>0 = No carry-out from the Most Significant bit of the result of<br/>0 = No carry-out from the Most Significant bit of the result of<br/>0 = No carry-out from the Most Significant bit of the result of<br/>0 = No carry-out from the Most Significant bit of the result of<br/>0 = No carry-out from the Most Significant bit of the result of<br/>0 = No carry-out from the Most Significant bit of the result of<br/>0 = No carry-out from the Most Significant bit of the result of<br/>0 =</td> <td>Reserved         Reserved         R/W-0         R-1         R-1         R/W-x           IRP         RP1         RP0         TO         PD         Z           bit 7         IRP: Register Bank Select bit (used for indirect addressing)         1         = Bank 2, 3 (100h - 1FFh)         0         = Bank 0, 1 (00h - FFh)           The IRP bit is reserved on the PIC16C62X; always maintain this bit cle         RP&lt;1:0&gt;: Register Bank Select bits (used for direct addressing)           01 = Bank 1 (80h - FFh)         0         = Bank 0 (00h - 7Fh)         Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; a clear.           TO: Time-out bit         1         = After power-up, CLRWDT instruction, or SLEEP instruction         0         = A WDT time-out occurred           PD: Power-down bit         1         = After power-up or by the CLRWDT instruction         0         = By execution of the SLEEP instruction           2: Zero bit         1         = The result of an arithmetic or logic operation is zero         0         = The result of an arithmetic or logic operation is not zero           DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)         1         = A carry-out from the 4th low order bit of the result           C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)         1         = A carry-out from the Most Significant bit of the result occurred           0 = No carry-out from the</td> <td>Reserved       Reserved       R/W-0       R-1       R-1       R/W-x       R/W-x         IRP       RP1       RP0       TO       PD       Z       DC         bit 7         IRP: Register Bank Select bit (used for indirect addressing)       1       Bank 2, 3 (100h - 1FFh)         0       Bank 0, 1 (00h - FFh)       The IRP bit is reserved on the PIC16C62X; always maintain this bit clear.         RP&lt;1:0&gt;: Register Bank Select bits (used for direct addressing)       01       = Bank 1 (80h - FFh)         00       Bank 0 (00h - 7Fh)       Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; always maintain thicear.         TO: Time-out bit       1       After power-up, CLRWDT instruction, or SLEEP instruction       0         0       = A WDT time-out occurred       PD: Power-down bit       1         1 = After power-up or by the CLRWDT instruction       0       = By execution of the SLEEP instruction         2: Zero bit       1       The result of an arithmetic or logic operation is zero       0         1 = The result of an arithmetic or logic operation is not zero       DC       DC         D: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(for borrow is reversed)       1       A carry-out from the 4th low order bit of the result occurred       0       No carry-out from the Most Significant bit of the result occurred       &lt;</td> | ReservedR/W-0R-1IRPRP1RP0TObit 7IRP: Register Bank Select bit (used for indirect1 = Bank 2, 3 (100h - 1FFh)0 = Bank 0, 1 (00h - FFh)The IRP bit is reserved on the PIC16C62X; alwRP<1:0>: Register Bank Select bits (used for d)01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes. The RP1 bit is reservedclear.TO: Time-out bit1 = After power-up, CLRWDT instruction, or SLE0 = A WDT time-out occurredPD: Power-down bit1 = After power-up or by the CLRWDT instructio0 = By execution of the SLEEP instructionZ: Zero bit1 = The result of an arithmetic or logic operatio0 = C: Digit carry/borrow bit (ADDWF, ADDLW, SUD)is reversed)1 = A carry-out from the 4th low order bit of the0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry- | Reserved       Revol       R-1       R-1       R-1         IRP       RP1       RP0       TO       PD         bit 7         IRP: Register Bank Select bit (used for indirect addressing<br>1 = Bank 2, 3 (100h - 1FFh)<br>0 = Bank 0, 1 (00h - FFh)         The IRP bit is reserved on the PIC16C62X; always maintait         RP<1:0>: Register Bank Select bits (used for direct address<br>01 = Bank 1 (80h - FFh)<br>00 = Bank 0 (00h - 7Fh)         Each bank is 128 bytes. The RP1 bit is reserved on the PIC<br>clear.         TO:       Time-out bit         1 = After power-up, CLRWDT instruction, or SLEEP instruction<br>0 = A WDT time-out occurred         PD:       Power-down bit         1 = After power-up or by the CLRWDT instruction<br>0 = By execution of the SLEEP instruction         2: Zero bit       1 = The result of an arithmetic or logic operation is zero<br>0 = The result of an arithmetic or logic operation is not zero         DC:       Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF<br>is reversed)         1 = A carry-out from the 4th low order bit of the result occur<br>0 = No carry-out from the Most Significant bit of the result of<br>0 = No carry-out from the Most Significant bit of the result of<br>0 = No carry-out from the Most Significant bit of the result of<br>0 = No carry-out from the Most Significant bit of the result of<br>0 = No carry-out from the Most Significant bit of the result of<br>0 = No carry-out from the Most Significant bit of the result of<br>0 = No carry-out from the Most Significant bit of the result of<br>0 = No carry-out from the Most Significant bit of the result of<br>0 = | Reserved         Reserved         R/W-0         R-1         R-1         R/W-x           IRP         RP1         RP0         TO         PD         Z           bit 7         IRP: Register Bank Select bit (used for indirect addressing)         1         = Bank 2, 3 (100h - 1FFh)         0         = Bank 0, 1 (00h - FFh)           The IRP bit is reserved on the PIC16C62X; always maintain this bit cle         RP<1:0>: Register Bank Select bits (used for direct addressing)           01 = Bank 1 (80h - FFh)         0         = Bank 0 (00h - 7Fh)         Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; a clear.           TO: Time-out bit         1         = After power-up, CLRWDT instruction, or SLEEP instruction         0         = A WDT time-out occurred           PD: Power-down bit         1         = After power-up or by the CLRWDT instruction         0         = By execution of the SLEEP instruction           2: Zero bit         1         = The result of an arithmetic or logic operation is zero         0         = The result of an arithmetic or logic operation is not zero           DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)         1         = A carry-out from the 4th low order bit of the result           C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)         1         = A carry-out from the Most Significant bit of the result occurred           0 = No carry-out from the | Reserved       Reserved       R/W-0       R-1       R-1       R/W-x       R/W-x         IRP       RP1       RP0       TO       PD       Z       DC         bit 7         IRP: Register Bank Select bit (used for indirect addressing)       1       Bank 2, 3 (100h - 1FFh)         0       Bank 0, 1 (00h - FFh)       The IRP bit is reserved on the PIC16C62X; always maintain this bit clear.         RP<1:0>: Register Bank Select bits (used for direct addressing)       01       = Bank 1 (80h - FFh)         00       Bank 0 (00h - 7Fh)       Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; always maintain thicear.         TO: Time-out bit       1       After power-up, CLRWDT instruction, or SLEEP instruction       0         0       = A WDT time-out occurred       PD: Power-down bit       1         1 = After power-up or by the CLRWDT instruction       0       = By execution of the SLEEP instruction         2: Zero bit       1       The result of an arithmetic or logic operation is zero       0         1 = The result of an arithmetic or logic operation is not zero       DC       DC         D: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(for borrow is reversed)       1       A carry-out from the 4th low order bit of the result occurred       0       No carry-out from the Most Significant bit of the result occurred       < |

#### **OPTION Register** 4.2.2.2

The OPTION register is a readable and writable register, which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0 and the weak pull-ups on PORTB.

| Note: | To achieve a 1:1 prescaler assignment for |
|-------|---|
|       | TMR0, assign the prescaler to the WDT     |
|       | (PSA = 1).                                |

| REGISTER 4-2: | OPTION REGISTER (ADDRESS 81H) |
|---------------|-------------------------------|
|---------------|-------------------------------|

| RBPU       INTEDG       TOCS       TOSE         bit 7         bit 7         RBPU: PORTB Pull-up Enable bit         1 = PORTB pull-ups are disabled         0 = PORTB pull-ups are enabled by individual por         bit 6         INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         bit 5         TOCS: TMR0 Clock Source Select bit         1 = Transition on RA4/T0CKI pin         0 = Internal instruction cycle clock (CLKOUT)         bit 4         TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3       PSA: Prescaler Assignment bit | PSA<br>t latch va<br>DCKI pin<br>DCKI pin | PS2   | PS1 | PS0<br>bit 0 |
|--|---|-------|-----|--------------|
| bit 7         RBPU: PORTB Pull-up Enable bit         1 = PORTB pull-ups are disabled         0 = PORTB pull-ups are enabled by individual por         bit 6         INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         0 = Interrupt on RA4/T0CKI pin         0 = Internal instruction cycle clock (CLKOUT)         bit 4         TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3   | t latch va<br>DCKI pin<br>DCKI pin        | alues |     | bit 0        |
| bit 7       RBPU: PORTB Pull-up Enable bit         1 = PORTB pull-ups are disabled       0 = PORTB pull-ups are enabled by individual por         bit 6       INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin       0 = Interrupt on falling edge of RB0/INT pin         bit 5       TOCS: TMR0 Clock Source Select bit         1 = Transition on RA4/T0CKI pin       0 = Internal instruction cycle clock (CLKOUT)         bit 4       TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3       PSA: Prescaler Assignment bit  | t latch va<br>DCKI pin<br>DCKI pin        | alues |     |              |
| bit 7       RBPU: PORTB Pull-up Enable bit         1 = PORTB pull-ups are disabled       0 = PORTB pull-ups are enabled by individual por         bit 6       INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin       0 = Interrupt on falling edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin       0 = Interrupt on falling edge of RB0/INT pin         bit 5       T0CS: TMR0 Clock Source Select bit         1 = Transition on RA4/T0CKI pin       0 = Internal instruction cycle clock (CLKOUT)         bit 4       T0SE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0       0 = Increment on low-to-high transition on RA4/T0         bit 3       PSA: Prescaler Assignment bit                            | rt latch va<br>DCKI pin<br>DCKI pin       | alues |     |              |
| 1 = PORTB pull-ups are disabled         0 = PORTB pull-ups are enabled by individual por         bit 6       INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         bit 5       TOCS: TMR0 Clock Source Select bit         1 = Transition on RA4/T0CKI pin         0 = Internal instruction cycle clock (CLKOUT)         bit 4       TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3       PSA: Prescaler Assignment bit   | t latch va<br>DCKI pin<br>DCKI pin        | alues |     |              |
| <ul> <li>bit 6</li> <li>INTEDG: Interrupt Edge Select bit         <ol> <li>Interrupt on rising edge of RB0/INT pin</li> <li>Interrupt on falling edge of RB0/INT pin</li> <li>Interrupt on falling edge of RB0/INT pin</li> </ol> </li> <li>bit 5</li> <li>TOCS: TMR0 Clock Source Select bit         <ol> <li>Transition on RA4/T0CKI pin</li> <li>Internal instruction cycle clock (CLKOUT)</li> </ol> </li> <li>bit 4</li> <li>TOSE: TMR0 Source Edge Select bit         <ol> <li>Increment on high-to-low transition on RA4/T0</li> <li>Increment on low-to-high transition on RA4/T0</li> </ol> </li> <li>bit 3</li> </ul>  | )CKI pin<br>)CKI pin                      | alues |     |              |
| bit 6       INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         bit 5       TOCS: TMR0 Clock Source Select bit         1 = Transition on RA4/T0CKI pin         0 = Internal instruction cycle clock (CLKOUT)         bit 4       TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3       PSA: Prescaler Assignment bit  | DCKI pin<br>DCKI pin                      |       |     |              |
| 1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         bit 5 <b>T0CS</b> : TMR0 Clock Source Select bit         1 = Transition on RA4/T0CKI pin         0 = Internal instruction cycle clock (CLKOUT)         bit 4 <b>T0SE</b> : TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3 <b>PSA</b> : Prescaler Assignment bit  | )CKI pin<br>)CKI pin                      |       |     |              |
| <ul> <li>bit 5</li> <li><b>TOCS</b>: TMR0 Clock Source Select bit         <ol> <li>Transition on RA4/T0CKI pin</li> <li>Transition on RA4/T0CKI pin</li> <li>Internal instruction cycle clock (CLKOUT)</li> </ol> </li> <li>bit 4</li> <li><b>TOSE</b>: TMR0 Source Edge Select bit         <ol> <li>Increment on high-to-low transition on RA4/T0</li> <li>Increment on low-to-high transition on RA4/T0</li> </ol> </li> <li>bit 3</li> </ul>  | )CKI pin<br>)CKI pin                      |       |     |              |
| bit 5 <b>TOCS</b> : TMR0 Clock Source Select bit         1 = Transition on RA4/T0CKI pin         0 = Internal instruction cycle clock (CLKOUT)         bit 4 <b>TOSE</b> : TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3 <b>PSA</b> : Prescaler Assignment bit   | )CKI pin<br>)CKI pin                      |       |     |              |
| 1 = Transition on RA4/T0CKI pin         0 = Internal instruction cycle clock (CLKOUT)         bit 4 <b>T0SE</b> : TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3 <b>PSA</b> : Prescaler Assignment bit  | )CKI pin<br>)CKI pin                      |       |     |              |
| <ul> <li>0 = Internal instruction cycle clock (CLKOUT)</li> <li>bit 4 T0SE: TMR0 Source Edge Select bit         <ol> <li>1 = Increment on high-to-low transition on RA4/T0</li> <li>0 = Increment on low-to-high transition on RA4/T0</li> </ol> </li> <li>bit 3 PSA: Prescaler Assignment bit</li> </ul>  | )CKI pin<br>)CKI pin                      |       |     |              |
| bit 4       TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3       PSA: Prescaler Assignment bit  | )CKI pin<br>)CKI pin                      |       |     |              |
| 1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3 <b>PSA</b> : Prescaler Assignment bit  | CKI pin<br>CKI pin                        |       |     |              |
| 0 = Increment on low-to-high transition on RA4/T0         bit 3 <b>PSA</b> : Prescaler Assignment bit  | OCKI pin                                  |       |     |              |
| bit 3 <b>PSA</b> : Prescaler Assignment bit  |   |       |     |              |
|  |   |       |     |              |
| 1 = Prescaler is assigned to the WDT   |   |       |     |              |
| 0 = Prescaler is assigned to the Timer0 module   |   |       |     |              |
| bit 2-0 <b>PS&lt;2:0&gt;</b> : Prescaler Rate Select bits  |   |       |     |              |
| Bit Value TMR0 Rate WDT Rate   |   |       |     |              |
| 000 1:2 1:1  |   |       |     |              |
| 001 1:4 1:2  |   |       |     |              |
|  |   |       |     |              |
|  |   |       |     |              |
| 101 1:64 1:32  |   |       |     |              |
| 110 1:128 1:64   |   |       |     |              |
| 111 1 : 256 1 : 128  |   |       |     |              |

| Legend:            |                  |                      |                    |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit   | W = Writable bit | U = Unimplemented    | bit, read as '0'   |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

### 4.2.2.3 INTCON Register

The INTCON register is a readable and writable register, which contains the various enable and flag bits for all interrupt sources except the comparator module. See Section 4.2.2.4 and Section 4.2.2.5 for a description of the comparator enable and flag bits.

**Note:** Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

|        | R/W-0                      | R/W-0         | R/W-0                         | R/W-0                  | R/W-0          | R/W-0         | R/W-0        | R/W-x |
|--------|----------------------------|---------------|-------------------------------|------------------------|----------------|---------------|--------------|-------|
|        | GIE                        | PEIE          | T0IE                          | INTE                   | RBIE           | T0IF          | INTF         | RBIF  |
|        | bit 7                      |               |                               | <u>.</u>               |                | <u>.</u>      |              | bit 0 |
|        |                            |               |                               |                        |                |               |              |       |
| bit 7  | GIE: Globa                 | I Interrupt E | nable bit                     |                        |                |               |              |       |
|        | 1 = Enables                | s all un-mas  | sked interrup                 | ots                    |                |               |              |       |
| 1.11.0 |                            | s all interru | pts                           |                        |                |               |              |       |
| 0 110  | PEIE: Perip                |               | upt Enable i                  | DIT<br>                | -              |               |              |       |
|        | 1 = Enables<br>0 = Disable | s all un-mas  | sked periphe<br>eral interrun | eral interrupt         | S              |               |              |       |
| bit 5  |                            | 0 Overflow    | Interrunt En                  | able bit               |                |               |              |       |
| bit o  | 1 = Enables                | s the TMR0    | interrupt                     |                        |                |               |              |       |
|        | 0 = Disable                | s the TMR     | ) interrupt                   |                        |                |               |              |       |
| bit 4  | INTE: RB0/                 | INT Externa   | al Interrupt E                | Enable bit             |                |               |              |       |
|        | 1 = Enables                | s the RB0/I   | NT external                   | interrupt              |                |               |              |       |
|        | 0 = Disable                | s the RB0/I   | NT external                   | interrupt              |                |               |              |       |
| bit 3  | RBIE: RB F                 | ort Change    | Interrupt E                   | nable bit              |                |               |              |       |
|        | 1 = Enables                | s the RB po   | rt change in                  | iterrupt               |                |               |              |       |
| L:4 0  |                            |               | oft change in                 | iterrupi               |                |               |              |       |
| DIL ∠  |                            | J OVernow i   |                               | g Dit                  | - ared in coff | +             |              |       |
|        | 1 = TMR0 r<br>0 = TMR0 r   | register did  | not overflow                  | (ที่มีประ มีฮ มีฮ<br>/ | aleu ili son   | ware          |              |       |
| bit 1  | INTF: RB0/                 | INT Externa   | al Interrupt F                | -lag bit               |                |               |              |       |
|        | 1 = The RB                 | 30/INT exter  | nal interrup                  | t occurred (n          | nust be clea   | ared in softw | are)         |       |
|        | 0 = The RB                 | 30/INT exter  | nal interrupt                 | t did not occ          | ur             |               |              |       |
| bit 0  | <b>RBIF</b> : RB F         | ort Change    | Interrupt Fl                  | lag bit                |                |               |              |       |
|        | 1 = When a                 | at least one  | of the RB<7                   | ':4> pins cha          | anged state    | (must be cle  | ared in soft | ware) |
|        | 0 = None o                 | f the RB<1    | 4> pins nave                  | e changea s            | tate           |               |              |       |
|        | Larandi                    |               |                               |                        |                |               |              |       |
|        | Legend:                    |               |                               |                        |                |               |              |       |

| REGISTER 4-3: | INTCON REGISTER (ADDRESS 0BH OR 8BH) |  |
|---------------|--------------------------------------|--|
|               |                                      |  |

| Legend:            |                  |                      |                    |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit   | W = Writable bit | U = Unimplemented    | bit, read as '0'   |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

# 6.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- · Readable and writable
- 8-bit software programmable prescaler
- · Internal or external clock select
- · Interrupt on overflow from FFh to 00h
- · Edge select for external clock

Figure 6-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing the T0CS bit (OPTION<5>). In Timer mode, the TMR0 will increment every instruction cycle (without prescaler). If Timer0 is written, the increment is inhibited for the following two cycles (Figure 6-2 and Figure 6-3). The user can work around this by writing an adjusted value to TMR0.

Counter mode is selected by setting the T0CS bit. In this mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the source edge (T0SE) control bit (OPTION<4>). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 6.2.

The prescaler is shared between the Timer0 module and the Watchdog Timer. The prescaler assignment is controlled in software by the control bit PSA (OPTION<3>). Clearing the PSA bit will assign the prescaler to Timer0. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale value of 1:2, 1:4, ..., 1:256 are selectable. Section 6.3 details the operation of the prescaler.

# 6.1 TIMER0 Interrupt

Timer0 interrupt is generated when the TMR0 register timer/counter overflows from FFh to 00h. This overflow sets the T0IF bit. The interrupt can be masked by clearing the T0IE bit (INTCON<5>). The T0IF bit (INTCON<2>) must be cleared in software by the Timer0 module interrupt service routine before reenabling this interrupt. The Timer0 interrupt cannot wake the processor from SLEEP, since the timer is shut off during SLEEP. See Figure 6-4 for Timer0 interrupt timing.



## FIGURE 6-2: TIMER0 (TMR0) TIMING: INTERNAL CLOCK/NO PRESCALER

| Counter)             | ( PC-1      | X PC        | ( PC+1 )     | PC+2        | PC+3        | PC+4        | <u>PC+5</u> χ | PC+6      |
|----------------------|-------------|-------------|--------------|-------------|-------------|-------------|---------------|-----------|
| Instruction<br>Fetch | 1<br>1<br>1 | MOVWF TMR   | 0MOVF TMR0,V | MOVF TMR0,V | MOVF TMR0,W | MOVF TMR0,V | MOVF TMR0,W   | I         |
|                      |             |             |              |             |             |             |               |           |
| TMR0                 | T0 X        | T0+1 )      | T0+2         | I           | NT0         |             | NT0+1 \       | NT0+2 \   |
| Instruction          | 1<br>1<br>1 | 1<br>1<br>1 | <b>≜</b>     | <b>≜</b>    | 1           | <b>≜</b>    | <b>↑</b>      | <b>≜</b>  |
| Executed             | 1           | 1           | Write TMR0   | Read TMR0   | Read TMR0   | Read TMR0   | Read TMR0     | Read TMR0 |

The code example in Example 7-1 depicts the steps required to configure the comparator module. RA3 and RA4 are configured as digital output. RA0 and RA1 are configured as the V- inputs and RA2 as the V+ input to both comparators.

### EXAMPLE 7-1: INITIALIZING COMPARATOR MODULE

| MOVLW | 0x03         | ;Init comparator mode             |
|-------|--------------|-----------------------------------|
| MOVWF | CMCON        | ;CM<2:0> = 011                    |
| CLRF  | PORTA        | ;Init PORTA                       |
| BSF   | STATUS, RPO  | ;Select Bank1                     |
| MOVLW | 0x07         | ;Initialize data direction        |
| MOVWF | TRISA        | ;Set RA<2:0> as inputs            |
|       |              | ;RA<4:3> as outputs               |
|       |              | ;TRISA<7:5> always read `0'       |
| BCF   | STATUS, RPO  | ;Select Bank 0                    |
| CALL  | DELAY 10     | ;10µs delay                       |
| MOVF  | CMCON,F      | ;Read CMCONtoend change condition |
| BCF   | PIR1,CMIF    | ;Clear pending interrupts         |
| BSF   | STATUS, RPO  | ;Select Bank 1                    |
| BSF   | PIE1,CMIE    | ;Enable comparator interrupts     |
| BCF   | STATUS, RPO  | ;Select Bank 0                    |
| BSF   | INTCON, PEIE | ;Enable peripheral interrupts     |
| BSF   | INTCON, GIE  | ;Global interrupt enable          |

# 7.2 Comparator Operation

A single comparator is shown in Figure 7-2 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 7-2 represent the uncertainty due to input offsets and response time.

# 7.3 Comparator Reference

An external or internal reference signal may be used depending on the comparator Operating mode. The analog signal that is present at VIN- is compared to the signal at VIN+, and the digital output of the comparator is adjusted accordingly (Figure 7-2).





## 7.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSs and VDD, and can be applied to either pin of the comparator(s).

## 7.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 10, Instruction Sets, contains a detailed description of the Voltage Reference Module that provides this signal. The internal reference signal is used when the comparators are in mode CM<2:0>=010 (Figure 7-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

# PIC16C62X

### **FIGURE 9-11: EXTERNAL POWER-ON RESET CIRCUIT (FOR** SLOW VDD POWER-UP) Vdd Vdd D R R1 MCLR PIC16C62X С Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down. **2:** < 40 k $\Omega$ is recommended to make sure that voltage drop across R does not violate the device's electrical specification. **3:** R1 = $100\Omega$ to 1 k $\Omega$ will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin

breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

## FIGURE 9-12: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1



- Note 1: This circuit will activate RESET when VDD goes below (Vz + 0.7V) where Vz = Zener voltage.
  - **2:** Internal Brown-out Reset circuitry should be disabled when using this circuit.

#### FIGURE 9-13: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



**3:** Resistors should be adjusted for the characteristics of the transistor.

#### FIGURE 9-14: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 3



This brown-out protection circuit employs Microchip Technology's MCP809 microcontroller supervisor. The MCP8XX and MCP1XX families of supervisors provide push-pull and open collector outputs with both high and low active RESET pins. There are 7 different trip point selections to accommodate 5V and 3V systems.

# **10.1** Instruction Descriptions

| ADDLW            | Add Literal and W  |  |  |  |  |  |  |  |
|------------------|--|--|--|--|--|--|--|--|
| Syntax:          | [ <i>label</i> ] ADDLW k   |  |  |  |  |  |  |  |
| Operands:        | $0 \le k \le 255$  |  |  |  |  |  |  |  |
| Operation:       | $(W) + k \to (W)$  |  |  |  |  |  |  |  |
| Status Affected: | C, DC, Z   |  |  |  |  |  |  |  |
| Encoding:        | 11 111x kkkk kkkk  |  |  |  |  |  |  |  |
| Description:     | added to the eight bit literal 'k' and<br>the result is placed in the W<br>register. |  |  |  |  |  |  |  |
| Cycles:          | 1  |  |  |  |  |  |  |  |
| Example          | ADDLW 0x15   |  |  |  |  |  |  |  |
|                  | Before Instruction<br>W = 0x10<br>After Instruction<br>W = 0x25                      |  |  |  |  |  |  |  |

| ANDLW            | AND Literal with W   |  |  |  |  |  |  |  |
|------------------|--|--|--|--|--|--|--|--|
| Syntax:          | [ <i>label</i> ] ANDLW k   |  |  |  |  |  |  |  |
| Operands:        | $0 \le k \le 255$  |  |  |  |  |  |  |  |
| Operation:       | (W) .AND. (k) $\rightarrow$ (W)  |  |  |  |  |  |  |  |
| Status Affected: | Z  |  |  |  |  |  |  |  |
| Encoding:        | 11 1001 kkkk kkkk  |  |  |  |  |  |  |  |
| Description:     | The contents of W register are<br>AND'ed with the eight bit literal 'k'.<br>The result is placed in the W<br>register. |  |  |  |  |  |  |  |
| Words:           | 1  |  |  |  |  |  |  |  |
| Cycles:          | 1  |  |  |  |  |  |  |  |
| Example          | ANDLW 0x5F   |  |  |  |  |  |  |  |
|                  | Before Instruction<br>W = 0xA3<br>After Instruction<br>W = 0x03  |  |  |  |  |  |  |  |
| ANDWF            | AND W with f   |  |  |  |  |  |  |  |

| ADDWF            | Add W and f  |  |  |  |  |  |  |  |
|------------------|--|--|--|--|--|--|--|--|
| Syntax:          | [ <i>label</i> ] ADDWF f,d   |  |  |  |  |  |  |  |
| Operands:        | $\begin{array}{l} 0\leq f\leq 127\\ d\in[0,1] \end{array}$   |  |  |  |  |  |  |  |
| Operation:       | $(W) + (f) \rightarrow (dest)$   |  |  |  |  |  |  |  |
| Status Affected: | C, DC, Z   |  |  |  |  |  |  |  |
| Encoding:        | 00 0111 dfff ffff  |  |  |  |  |  |  |  |
| Description:     | Add the contents of the W register<br>with register 'f'. If 'd' is 0, the result<br>is stored in the W register. If 'd' is<br>1, the result is stored back in<br>register 'f'. |  |  |  |  |  |  |  |
| Words:           | 1  |  |  |  |  |  |  |  |
| Cycles:          | 1  |  |  |  |  |  |  |  |
| Example          | ADDWF FSR, <b>O</b>  |  |  |  |  |  |  |  |
|                  | Before Instruction<br>W = 0x17<br>FSR = 0xC2<br>After Instruction<br>W = 0xD9<br>FSR = 0xC2  |  |  |  |  |  |  |  |

| ANDWF            | AND W with f  |  |  |  |  |  |  |
|------------------|---|--|--|--|--|--|--|
| Syntax:          | [ <i>label</i> ] ANDWF f,d  |  |  |  |  |  |  |
| Operands:        | $\begin{array}{l} 0\leq f\leq 127\\ d\in[0,1] \end{array}$  |  |  |  |  |  |  |
| Operation:       | (W) .AND. (f) $\rightarrow$ (dest)  |  |  |  |  |  |  |
| Status Affected: | Z   |  |  |  |  |  |  |
| Encoding:        | 00 0101 dfff ffff   |  |  |  |  |  |  |
| Description:     | AND the W register with register<br>'f'. If 'd' is 0, the result is stored in<br>the W register. If 'd' is 1, the result<br>is stored back in register 'f'. |  |  |  |  |  |  |
| Words:           | 1   |  |  |  |  |  |  |
| Cycles:          | 1   |  |  |  |  |  |  |
| Example          | ANDWF FSR, 1  |  |  |  |  |  |  |
|                  | Before Instruction<br>W = 0x17<br>FSR = 0xC2<br>After Instruction<br>W = 0x17<br>FSR = 0x02   |  |  |  |  |  |  |

# PIC16C62X

| INCFSZ             | Increment f, Skip if 0  | IORWF            | Inclusive OR W with f   |  |  |
|--------------------|---|------------------|---|--|--|
| Syntax:            | [label] INCFSZ f,d  | Syntax:          | [ <i>label</i> ] IORWF f,d  |  |  |
| Operands:          | $\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$   | Operands:        | $0 \le f \le 127$<br>$d \in [0,1]$  |  |  |
| Operation:         | (f) + 1 $\rightarrow$ (dest), skip if result = 0  | Operation:       | (W) .OR. (f) $\rightarrow$ (dest)   |  |  |
| Status Affected:   | None  | Status Affected: | Z   |  |  |
| Encoding:          | 00 1111 dfff ffff   | Encoding:        | 00 0100 dfff ffff   |  |  |
| Description:       | The contents of register 'f' are<br>incremented. If 'd' is 0 the result is<br>placed in the W register. If 'd' is 1,<br>the result is placed back in<br>register 'f'. | Description:     | Inclusive OR the W register with<br>register 'f'. If 'd' is 0 the result is<br>placed in the W register. If 'd' is 1<br>the result is placed back in<br>register 'f'. |  |  |
|                    | If the result is 0, the next instruc-<br>tion which is already fetched is   | Words:           | 1   |  |  |
|                    | discarded. A NOP is executed  | Cycles:          | 1   |  |  |
|                    | instead making it a two-cycle   | Example          | IORWF RESULT, 0   |  |  |
|                    | instruction.  |                  | Before Instruction  |  |  |
| vvords:            | 1   |                  | $\begin{array}{rcl} RESULI &= & 0x13 \\ W &= & 0x91 \end{array}$  |  |  |
| Cycles:<br>Example | 1(2)<br>HERE INCFSZ CNT, 1<br>GOTO LOOP<br>CONTINUE •<br>•  |                  | After Instruction<br>$\begin{array}{rcl} RESULT &= & 0x13 \\ W &  = & 0x93 \\ Z &  = & 1 \end{array}$   |  |  |
|                    | Before Instruction  | MOVLW            | Move Literal to W   |  |  |
|                    | PC = address HERE   | Syntax:          | [ <i>label</i> ] MOVLW k  |  |  |
|                    | CNT = CNT + 1   | Operands:        | $0 \le k \le 255$   |  |  |
|                    | if CNT= 0,  | Operation:       | $k \rightarrow (W)$   |  |  |
|                    | if $CNT \neq 0$ ,   | Status Affected: | None  |  |  |
|                    | PC = address HERE +1  | Encoding:        | 11 00xx kkkk kkkk   |  |  |
| IORLW              | Inclusive OR Literal with W   | Description:     | The eight bit literal 'k' is loaded<br>into W register. The don't cares<br>will assemble as 0's   |  |  |
| Syntax:            | [ <i>label</i> ] IORLW k  | Words:           | 1   |  |  |
| Operands:          | $0 \le k \le 255$   | Cycles:          | 1   |  |  |
| Operation:         | (W) .OR. $k \rightarrow$ (W)  | Example          | MOVLW 0x5A  |  |  |
| Status Affected:   | Z   | _///             | After Instruction   |  |  |
| Encoding:          | 11 1000 kkkk kkkk   |                  | W = 0x5A  |  |  |
| Description:       | The contents of the W register is<br>OR'ed with the eight bit literal 'k'.<br>The result is placed in the W<br>register.  |                  |   |  |  |
| Words:             | 1   |                  |   |  |  |
| Cycles:            | 1   |                  |   |  |  |
| Example            | IORLW 0x35  |                  |   |  |  |
|                    | Before Instruction<br>W = 0x9A<br>After Instruction   |                  |   |  |  |

W = Z =

0xBF 1 

# 11.0 DEVELOPMENT SUPPORT

The PICmicro<sup>®</sup> microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM<sup>™</sup> Assembler
  - MPLAB C17 and MPLAB C18 C Compilers
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB C30 C Compiler
  - MPLAB ASM30 Assembler/Linker/Library
- Simulators
  - MPLAB SIM Software Simulator
- MPLAB dsPIC30 Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
  - PRO MATE® II Universal Device Programmer
  - PICSTART<sup>®</sup> Plus Development Programmer
- Low Cost Demonstration Boards
  - PICDEM<sup>™</sup> 1 Demonstration Board
  - PICDEM.net<sup>™</sup> Demonstration Board
  - PICDEM 2 Plus Demonstration Board
  - PICDEM 3 Demonstration Board
  - PICDEM 4 Demonstration Board
  - PICDEM 17 Demonstration Board
  - PICDEM 18R Demonstration Board
  - PICDEM LIN Demonstration Board
  - PICDEM USB Demonstration Board
- Evaluation Kits
  - KEELOQ®
  - PICDEM MSC
  - microID®
  - CAN
  - PowerSmart®
  - Analog

## 11.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> based application that contains:

- · An interface to debugging tools
  - simulator
  - programmer (sold separately)
  - emulator (sold separately)
  - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- · A multiple project manager
- Customizable data windows with direct edit of contents
- · High level source code debugging
- Mouse over variable inspection
- Extensive on-line help
- The MPLAB IDE allows you to:
- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
  - source files (assembly or C)
  - absolute listing file (mixed assembly and C)
  - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

## 11.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- · User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

# 11.14 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer, or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include analog input, push button switches and eight LEDs.

## 11.15 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface, and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

# 11.16 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18-, 28-, and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs, and sample PIC18F452 and PIC16F877 FLASH microcontrollers.

# 11.17 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

# 11.18 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8-, 14-, and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88, PIC16F62XA and the PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low power operation with the supercapacitor circuit, and jumpers allow onboard hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2x16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User's Guide.

# 11.19 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board FLASH memory. A generous prototype area is available for user hardware expansion.

# 12.0 ELECTRICAL SPECIFICATIONS

## Absolute Maximum Ratings †

| Ambient Temperature under bias  | 40° to +125°C                                       |
|---|---|
| Storage Temperature   | 65° to +150°C                                       |
| Voltage on any pin with respect to Vss (except VDD and MCLR)  | -0.6V to VDD +0.6V                                  |
| Voltage on VDD with respect to VSS  | 0 to +7.5V  |
| Voltage on MCLR with respect to Vss (Note 2)  | 0 to +14V   |
| Voltage on RA4 with respect to Vss  | 8.5V  |
| Total power Dissipation (Note 1)  | 1.0W  |
| Maximum Current out of Vss pin  |   |
| Maximum Current into VDD pin  |   |
| Input Clamp Current, Iк (Vi <0 or Vi> VDD)  | ±20 mA  |
| Output Clamp Current, IOK (Vo <0 or Vo>VoD)   | ±20 mA  |
| Maximum Output Current sunk by any I/O pin  | 25 mA   |
| Maximum Output Current sourced by any I/O pin   | 25 mA   |
| Maximum Current sunk by PORTA and PORTB   |   |
| Maximum Current sourced by PORTA and PORTB  |   |
| <b>Note 1:</b> Power dissipation is calculated as follows: PDIS = VDD x {IDD - $\sum$ IOH} + $\sum$ | $\{(VDD-VOH) \times IOH\} + \sum (VOI \times IOL).$ |

2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latchup. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

**† NOTICE**: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



# FIGURE 12-4: PIC16C62XA VOLTAGE-FREQUENCY GRAPH, $-40^{\circ}C \le Ta \le 0^{\circ}C$ , $+70^{\circ}C \le Ta \le +125^{\circ}C$



# 12.5 DC CHARACTERISTICS: PIC16C620A/C621A/C622A-40<sup>(7)</sup> (Commercial) PIC16CR620A-40<sup>(7)</sup> (Commercial)

| DC CHARACTERISTICS |                                   | Sta<br>Ope   | Standard Operating Conditions (unless otherwise stated)Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial |      |      |       |  |  |
|--------------------|-----------------------------------|--|--|------|------|-------|--|--|
| Param<br>No.       | Sym                               | Characteristic   | Min  | Тур† | Мах  | Units | Conditions   |  |
| D001               | Vdd                               | Supply Voltage   | 3.0  |      | 5.5  | V     | Fosc = DC to 20 MHz  |  |
| D002               | Vdr                               | RAM Data Retention Voltage <sup>(1)</sup>                | _  | 1.5* | _    | V     | Device in SLEEP mode   |  |
| D003               | VPOR                              | VDD start voltage to ensure<br>Power-on Reset            | _  | Vss  |      | V     | See section on Power-on Reset for details                                  |  |
| D004               | SVDD                              | VDD rise rate to ensure Power-on<br>Reset                | 0.05<br>*  |      |      | V/ms  | See section on Power-on Reset for details                                  |  |
| D005               | VBOR                              | Brown-out Detect Voltage                                 | 3.65   | 4.0  | 4.35 | V     | BOREN configuration bit is cleared   |  |
| D010               | IDD                               | Supply Current <sup>(2,4)</sup>                          |  | 1.2  | 2.0  | mA    | Fosc = 4 MHz, VDD = 5.5V, WDT disabled,<br>XT Osc mode, (Note 4)*          |  |
|                    |                                   |  | —  | 0.4  | 1.2  | mA    | Fosc = 4 MHz, VDD = 3.0V, WDT disabled,<br>XT Osc mode. (Note 4)           |  |
|                    |                                   |  | —  | 1.0  | 2.0  | mA    | Fosc = 10 MHz, VDD = 3.0V, WDT disabled,<br>HS Osc mode. ( <b>Note 6</b> ) |  |
|                    |                                   |  | —  | 4.0  | 6.0  | mA    | Fosc = 20 MHz, VDD = 4.5V, WDT disabled,                                   |  |
|                    |                                   |  | —  | 4.0  | 7.0  | mA    | Fosc = 20 MHz, VDD = 5.5V, WDT disabled*,                                  |  |
|                    |                                   |  | —  | 35   | 70   | μA    | Fosc = 32 kHz, VDD = 3.0V, WDT disabled,<br>LP Osc mode                    |  |
| D020               | IPD                               | Power Down Current <sup>(3)</sup>                        |  | _    | 2.2  | μA    | VDD = 3.0V   |  |
|                    |                                   |  | —  | —    | 5.0  | μA    | $VDD = 4.5V^*$   |  |
|                    |                                   |  | —  | —    | 9.0  | μA    | VDD = 5.5V   |  |
| D000               | ALMOT                             | WDT Current(5)   | _  | _    | 10   | μΑ    |  |  |
| 0022               |                                   | WDT Current <sup>(*)</sup>                               | _  | 6.0  | 10   | μΑ    | VDD - 4.0V<br>(125°C)  |  |
| D022A              | AIBOR                             | Brown-out Reset Current <sup>(5)</sup>                   | _  | 75   | 125  | μA    | BOD enabled, VDD = 5.0V  |  |
| D023               |                                   | Comparator Current for each<br>Comparator <sup>(5)</sup> | —  | 30   | 60   | μA    | $V_{DD} = 4.0V$  |  |
| D023A              | $\Delta$ IVREF                    | VREF Current <sup>(5)</sup>                              | —  | 80   | 135  | μA    | VDD = 4.0V   |  |
|                    | $\Delta IEE$ Write                | Operating Current  | —  |      | 3    | mA    | Vcc = 5.5V, SCL = 400 kHz  |  |
|                    | $\Delta \text{IEE} \ \text{Read}$ | Operating Current  | —  |      | 1    | mA    |  |  |
|                    | $\Delta IEE$                      | Standby Current  | —  |      | 30   | μA    | Vcc = 3.0V, EE VDD = Vcc   |  |
|                    |                                   | Standby Current  | —  |      | 100  | μA    | VCC = 3.0V, EE VDD = VCC   |  |
| 1A                 | Fosc                              | LP Oscillator Operating Frequency                        | 0  | —    | 200  | kHz   | All temperatures   |  |
|                    |                                   | XT Oscillator Operating Frequency                        | 0  |      | 4    | MH7   | All temperatures   |  |
|                    |                                   | HS Oscillator Operating Frequency                        | 0  | _    | 20   | MHz   | All temperatures   |  |

These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption. The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD, MCLR = VDD; WDT enabled/disabled as specified.
3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP

mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.
For RC OSC configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/ 2REXT (mA) with REXT in kΩ.

5: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

7: See Section 12.1 and Section 12.3 for 16C62X and 16CR62X devices for operation between 20 MHz and 40 MHz for valid modified characteristics.

# 12.6 DC Characteristics:

# PIC16C620A/C621A/C622A-40<sup>(3)</sup> (Commercial) PIC16CR620A-40<sup>(3)</sup> (Commercial)

| DC CHARACTERISTICS<br>Power Supply Pins |      |        |                    | Standard Operating Conditions (unless otherwise stated)<br>Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial |          |  |  |
|---|------|--------|--------------------|--|----------|--|--|
| Characteristic                          | Sym  | Min    | Тур <sup>(1)</sup> | Max  | Units    | Conditions   |  |
| Supply Voltage                          | Vdd  | 4.5    | _                  | 5.5  | V        | HS Option from 20 - 40 MHz   |  |
| Supply Current <sup>(2)</sup>           | IDD  | _      | 5.5<br>7.7         | 11.5<br>16   | mA<br>mA | Fosc = 40 MHz, VDD = 4.5V, HS mode<br>Fosc = 40 MHz, VDD = 5.5V, HS mode |  |
| HS Oscillator Operating<br>Frequency    | Fosc | 20     | _                  | 40   | MHz      | OSC1 pin is externally driven,<br>OSC2 pin not connected                 |  |
| Input Low Voltage OSC1                  | Vi∟  | Vss    | _                  | 0.2VDD   | V        | HS mode, OSC1 externally driven  |  |
| Input High Voltage OSC1                 | Vih  | 0.8Vdd | _                  | Vdd  | V        | HS mode, OSC1 externally driven  |  |

\* These parameters are characterized but not tested.

**Note 1:** Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss,

T0CKI = VDD, MCLR = VDD; WDT disabled, HS mode with OSC2 not connected.

**3:** For device operation between DC and 20 MHz. See Table 12-1 and Table 12-2.

# 12.7 AC Characteristics: PIC16C620A/C621A/C622A-40<sup>(2)</sup> (Commercial) PIC16CR620A-40<sup>(2)</sup> (Commercial)

| AC CHARACTERISTICS<br>All Pins Except Power Supply Pins      |            |    |                    | Standard Operating Conditions (unless otherwise stated)Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial |       |                                      |  |
|--|------------|----|--------------------|--|-------|--------------------------------------|--|
| Characteristic Sym Min                                       |            |    | Typ <sup>(1)</sup> | Max  | Units | Conditions                           |  |
| External CLKIN Frequency                                     | Fosc       | 20 | _                  | 40   | MHz   | HS mode, OSC1 externally driven      |  |
| External CLKIN Period  | Tosc       | 25 |                    | 50   | ns    | HS mode (40), OSC1 externally driven |  |
| Clock in (OSC1) Low or High Time                             | TosL, TosH | 6  |                    |  | ns    | HS mode, OSC1 externally driven      |  |
| Clock in (OSC1) Rise or Fall Time                            | TosR, TosF | _  | —                  | 6.5  | ns    | HS mode, OSC1 externally driven      |  |
| OSC1↑ (Q1 cycle) to Port out valid                           | TosH2IoV   | _  |                    | 100  | ns    | —                                    |  |
| OSC1↑ (Q2 cycle) to Port input<br>invalid (I/O in hold time) | TosH2iol   | 50 | _                  | —  | ns    |                                      |  |

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: For device operation between DC and 20 MHz. See Table 12-1 and Table 12-2.

# PIC16C62X





# 14.1 Package Marking Information



| Legenc | I: XXX<br>Y<br>YY<br>WW<br>NNN          | Customer specific information*<br>Year code (last digit of calendar year)<br>Year code (last 2 digits of calendar year)<br>Week code (week of January 1 is week '01')<br>Alphanumeric traceability code |
|--------|---|---|
| Note:  | In the even<br>be carried<br>for custom | nt the full Microchip part number cannot be marked on one line, it will<br>over to the next line thus limiting the number of available characters<br>her specific information.                          |

\* Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

# **ON-LINE SUPPORT**

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape<sup>®</sup> or Microsoft<sup>®</sup> Internet Explorer. Files are also available for FTP download from our FTP site.

# Connecting to the Microchip Internet Web Site

The Microchip web site is available at the following URL:

#### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

#### ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
   Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

# SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

092002