E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Details | |
|----------------------------|--|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | - |
| Peripherals | Brown-out Detect/Reset, POR, WDT |
| Number of I/O | 13 |
| Program Memory Size | 1.75KB (1K x 14) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 96 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 20-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16c621at-20i-ss |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



EPROM-Based 8-Bit CMOS Microcontrollers

Devices included in this data sheet:

Referred to collectively as PIC16C62X.

- PIC16C620 PIC16C620A
- PIC16C621 PIC16C621A
- PIC16C622 PIC16C622A
- PIC16CR620A

High Performance RISC CPU:

- Only 35 instructions to learn
- All single cycle instructions (200 ns), except for program branches which are two-cycle
- Operating speed:
 - DC 40 MHz clock input
 - DC 100 ns instruction cycle

| Device | Program Memory | Data Memory | | |
|-------------|-------------------|----------------|--|--|
| PIC16C620 | 512 | 80 | | |
| PIC16C620A | 512 | 96 | | |
| PIC16CR620A | 512 | 96 | | |
| PIC16C621 | 1K | 80 | | |
| PIC16C621A | 1K | 96 | | |
| PIC16C622 | 2K | 128 | | |
| PIC16C622A | 2K | 128 | | |

· Interrupt capability


- 16 special function hardware registers
- 8-level deep hardware stack
- Direct, Indirect and Relative addressing modes

Peripheral Features:

- 13 I/O pins with individual direction control
- High current sink/source for direct LED drive
- Analog comparator module with:
- Two analog comparators
- Programmable on-chip voltage reference (VREF) module
- Programmable input multiplexing from device inputs and internal voltage reference
- Comparator outputs can be output signals
- Timer0: 8-bit timer/counter with 8-bit programmable prescaler

Pin Diagrams

PDIP, SOIC, Windowed CERDIP



Special Microcontroller Features:

- · Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Reset
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- · Programmable code protection
- · Power saving SLEEP mode
- Selectable oscillator options
- Serial in-circuit programming (via two pins)
- Four user programmable ID locations

CMOS Technology:

- Low power, high speed CMOS EPROM technology
- Fully static design
- · Wide operating range
 - 2.5V to 5.5V
- Commercial, industrial and extended temperature range
- Low power consumption
 - < 2.0 mA @ 5.0V, 4.0 MHz
 - 15 μA typical @ 3.0V, 32 kHz
 - < 1.0 μA typical standby current @ 3.0V

4.0 MEMORY ORGANIZATION

4.1 Program Memory Organization

The PIC16C62X has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 512 x 14 (0000h - 01FFh) for the PIC16C620(A) and PIC16CR620, 1K x 14 (0000h - 03FFh) for the PIC16C621(A) and 2K x 14 (0000h - 07FFh) for the PIC16C622(A) are physically implemented. Accessing a location above these boundaries will cause a wrap-around within the first 512 x 14 space (PIC16C(R)620(A)) or 1K x 14 space (PIC16C621(A)) or 2K x 14 space (PIC16C622(A)). The RESET vector is at 0000h and the interrupt vector is at 0004h (Figure 4-1, Figure 4-2, Figure 4-3).

FIGURE 4-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC16C620/PIC16C620A/

PIC16C620/PIC16C620 PIC16CR620A




FIGURE 4-2:

PROGRAM MEMORY MAP AND STACK FOR THE PIC16C621/PIC16C621A





FIGURE 4-3:

PROGRAM MEMORY MAP AND STACK FOR THE PIC16C622/PIC16C622A



4.2.2.1 STATUS Register

The STATUS register, shown in Register 4-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000uuluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any STATUS bit. For other instructions not affecting any STATUS bits, see the "Instruction Set Summary".

- Note 1: The IRP and RP1 bits (STATUS<7:6>) are not used by the PIC16C62X and should be programmed as '0'. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
 - 2: The <u>C and DC bits</u> operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 4-1: STATUS REGISTER (ADDRESS 03H OR 83H)

| | Reserved | Reserved | R/W-0 | R-1 | R-1 | R/W-x | R/W-x | R/W-x |
|---------|---------------------|------------------------------------|----------------|----------------|----------------|----------------|--------------|----------------|
| | IRP | RP1 | RP0 | TO | PD | Z | DC | С |
| | bit 7 | | | | | | | bit 0 |
| | | | | | | | | |
| bit 7 | - | ter Bank Sel | - | d for indirect | addressing |) | | |
| | | , 3 (100h - 1 , 1 (00h - FF | | | | | | |
| | | t is reserved | | 16C62X; alv | /ays maintai | n this bit cle | ar. | |
| bit 6-5 | | Register Ban | | | - | | | |
| | | 1 (80h - FFh | | | | | | |
| | | 0 (00h - 7Fh | | | | | | |
| | Each bank clear. | is 128 bytes | 5. The RP1 t | oit is reserve | ed on the PIC | C16C62X; a | lways mainta | ain this bit |
| bit 4 | TO: Time-c | out bit | | | | | | |
| | | ower-up, CLI | RWDT instruc | ction. or SLE | EP instruction | on | | |
| | | time-out oc | | , | | | | |
| bit 3 | PD: Power | -down bit | | | | | | |
| | - | ower-up or b cution of the | - | | n | | | |
| bit 2 | Z: Zero bit | | | | | | | |
| | | sult of an arit sult of an arit | | | |) | | |
| bit 1 | | arry/borrow b | | • • | | |)(for borrow | the polarity |
| | is reversed | - | ζ , | | · | | | |
| | | -out from the | | | | rred | | |
| | | ry-out from th | | | | | | |
| bit 0 | • | orrow bit (AD | | | | | | |
| | • | -out from the ry-out from th | - | | | | | |
| | Note: | For borrow t | he polarity i | s reversed. | A subtraction | on is execut | ed by addin | g the two's |
| | | complement | | | | | | s, this bit is |
| | | loaded with e | either the hig | gh or low or | der bit of the | source reg | ister. | |
| | Legend: | L. L. 14 | | | | | hit as a d | 0 |
| | R = Reada | | | ritable bit | | • | bit, read as | |
| | - n = Value | at POR | 1′ = Bi | it is set | '0' = Bit i | scleared | x = Bit is u | nknown |

OPTION Register 4.2.2.2

The OPTION register is a readable and writable register, which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0 and the weak pull-ups on PORTB.

| Note: | To achieve a 1:1 prescaler assignment for |
|-------|---|
| | TMR0, assign the prescaler to the WDT |
| | (PSA = 1). |

| | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | | | |
|---------|---|-------------------------------|-------------------------------|------------------------------|-------|-------|-------|-------|--|--|--|
| | RBPU | INTEDG | TOCS | TOSE | PSA | PS2 | PS1 | PS0 | | | |
| | bit 7 | | | | | • | | bit 0 | | | |
| bit 7 | RBPU: PO | RTB Pull-u | p Enable bi | it | | | | | | | |
| | 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch values | | | | | | | | | | |
| bit 6 | INTEDG: I | nterrupt Edg | e Select bit | - | | | | | | | |
| | | | edge of RB0 edge of RB0 | | | | | | | | |
| bit 5 | TOCS: TMI | R0 Clock Sc | ource Select | bit | | | | | | | |
| | | ion on RA4/ Il instruction | T0CKI pin cycle clock | (CLKOUT) | | | | | | | |
| bit 4 | TOSE: TM | R0 Source E | Edge Select | bit | | | | | | | |
| | | | | ition on RA4 ition on RA4 | | | | | | | |
| bit 3 | PSA: Pres | caler Assigr | iment bit | | - | | | | | | |
| | | | ned to the W ned to the Ti | DT mer0 module | Э | | | | | | |
| bit 2-0 | PS<2:0> : [| Prescaler Ra | ate Select bi | ts | | | | | | | |
| | E | Bit Value T | MR0 Rate | WDT Rate | | | | | | | |
| | - | 0000001 | 1:2 1:4 | 1:1 1:2 | | | | | | | |
| | | 010 011 | 1 : 8 1 : 16 | 1:4 1:8 | | | | | | | |
| | | 100 | 1:32 | 1:16 | | | | | | | |
| | | 101 | 1:64 | 1:32 | | | | | | | |
| | | 110 | 1:128 | 1:64 | | | | | | | |
| | | 111 | 1:256 | 1 : 128 | | | | | | | |

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

5.0 I/O PORTS

The PIC16C62X have two ports, PORTA and PORTB. Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

5.1 PORTA and TRISA Registers


PORTA is a 5-bit wide latch. RA4 is a Schmitt Trigger input and an open drain output. Port RA4 is multiplexed with the T0CKI clock input. All other RA port pins have Schmitt Trigger input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers), which can configure these pins as input or output.

A '1' in the TRISA register puts the corresponding output driver in a Hi-impedance mode. A '0' in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

The PORTA pins are multiplexed with comparator and voltage reference functions. The operation of these pins are selected by control bits in the CMCON (comparator control register) register and the VRCON (voltage reference control register) register. When selected as a comparator input, these pins will read as '0's.

FIGURE 5-1: BLOCK DIAGRAM OF RA1:RA0 PINS



| Note: | On RESET, the TRISA register is set to all |
|-------|---|
| | inputs. The digital inputs are disabled and |
| | the comparator inputs are forced to ground |
| | to reduce excess current consumption. |

TRISA controls the direction of the RA pins, even when they are being used as comparator inputs. The user must make sure to keep the pins configured as inputs when using them as comparator inputs.

The RA2 pin will also function as the output for the voltage reference. When in this mode, the VREF pin is a very high impedance output and must be buffered prior to any external load. The user must configure TRISA<2> bit as an input and use high impedance loads.

In one of the Comparator modes defined by the CMCON register, pins RA3 and RA4 become outputs of the comparators. The TRISA<4:3> bits must be cleared to enable outputs to use this function.

EXAMPLE 5-1: INITIALIZING PORTA

| CLRF | PORTA | ;Initialize PORTA by setting ;output data latches |
|-------|-------------|--|
| MOVLW | 0X07 | ;Turn comparators off and |
| MOVWF | CMCON | ;enable pins for I/O ;functions |
| BSF | STATUS, RPO | ;Select Bank1 |
| MOVLW | 0x1F | ;Value used to initialize |
| | | ;data direction |
| MOVWF | TRISA | ;Set RA<4:0> as inputs |
| | | ;TRISA<7:5> are always |
| | | ;read as '0'. |

FIGURE 5-2: BLOCK DIAGRAM OF RA2 PIN




TABLE 5-1:PORTA FUNCTIONS

| Name | Bit # | Bit # Buffer Function | | | | | |
|--------------|-------|-----------------------|---|--|--|--|--|
| RA0/AN0 | bit0 | ST | Input/output or comparator input | | | | |
| RA1/AN1 | bit1 | ST | Input/output or comparator input | | | | |
| RA2/AN2/VREF | bit2 | ST | Input/output or comparator input or VREF output | | | | |
| RA3/AN3 | bit3 | ST | Input/output or comparator input/output | | | | |
| RA4/T0CKI | bit4 | ST | Input/output or external clock input for TMR0 or comparator output. Output is open drain type. | | | | |

Legend: ST = Schmitt Trigger input


TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | Value on All Other RESETS |
|---------|-------|-------|-------|-------|------------|------------|------------|------------|------------|-----------------|---------------------------------|
| 05h | PORTA | | | | RA4 | RA3 | RA2 | RA1 | RA0 | x 0000 | u 0000 |
| 85h | TRISA | | | _ | TRISA 4 | TRISA 3 | TRISA 2 | TRISA 1 | TRISA 0 | 1 1111 | 1 1111 |
| 1Fh | CMCON | C2OUT | C1OUT | _ | _ | CIS | CM2 | CM1 | CM0 | 00 0000 | 00 0000 |
| 9Fh | VRCON | VREN | VROE | VRR | _ | VR3 | VR2 | VR1 | VR0 | 000- 0000 | 000- 0000 |


Legend: — = Unimplemented locations, read as '0', u = unchanged, x = unknown

Note: Shaded bits are not used by PORTA.









9.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh), which can be accessed only during programming.

REGISTER 9-1: CONFIGURATION WORD (ADDRESS 2007h)

| CP1 | CP0 ⁽²⁾ | CP1 | CP0 ⁽²⁾ | CP1 | CP0 ⁽²⁾ | | BODEN | CP1 | CP0 (2) | PWRTE | WDTE | F0SC1 | F0SC0 |
|------------------|---|--|---|--|--|---|---------------------------|---------|----------|-------------|-----------|-----------|-------|
| bit 13 | ļ | <u> </u> | ļļ | | ļ | | <u> </u> | <u></u> | <u>I</u> | <u></u> | <u> </u> | ļ | bit 0 |
| bit 13-8 5-4: | Cod 11 = 10 = 01 = 00 = Cod 11 = 00 = 00 = Cod 11 = 10 = 01 = 01 = 01 = 01 = 01 = 01 = 01 = 00 = 01 = 00 = 01 = 01 = 00 | e protec = Progra = 0400h = 0200h = 0200h = 0000h = Progra = 0200h = 0000h = protec = Progra = Progra | ode prote ction for 2 m memo -07FFh c -07FFh c -07FFh c -07FFh c -03FFh c -03FFh c -03FFh c ction for 0 m memo m memo | 2K progr ry code ode pro ode pro ode pro ry code ry code ode pro ode pro ode pro ode pro ode pro ode pro ry code ry code | am mem protectic tected tected tected protectic protectic tected gram me protectic protectic | ory on off on off on off mory on off on off | | | | | | | |
| | | 0 | m memo -01FFh c | | | on off | | | | | | | |
| bit 7 | | | nted: Re | - | | | | | | | | | |
| bit 6 | BOI | DEN: Br | own-out l | Reset E | nable bit | (1) | | | | | | | |
| | | BOR en BOR dis | | | | | | | | | | | |
| bit 3 | 1 = | RTE : Po PWRT o PWRT e | | īmer Er | able bit ⁽ | 1, 3) | | | | | | | |
| bit 2 | 1 = | TE: Wat WDT en WDT dis | | mer Ena | able bit | | | | | | | | |
| bit 1-0 | 11 = 10 = 01 = 00 = | = RC ose = HS ose = XT ose = LP ose e 1: En va | cillator cillator cillator nabling B | rown-ou | ut Reset a | automa | tically ena ower-up Ti | | | | | | |
| | | 2: Al lis | l of the C ted. | | - | | e given the Power-up T | | | nable the c | code prot | tection s | cheme |
| Legend R = Re | l: adable b | it | | W = | Writable | bit | U = | Unimple | emented | bit, read a | s '0' | | |

9.4.5 TIME-OUT SEQUENCE

On power-up the time-out sequence is as follows: First PWRT time-out is invoked after POR has expired. Then OST is activated. The total time-out will vary based on oscillator configuration and <u>PWRTE</u> bit status. For example, in RC mode with <u>PWRTE</u> bit erased (<u>PWRT</u> disabled), there will be no time-out at all. Figure 9-8, Figure 9-9 and Figure 9-10 depict time-out sequences.

Since the time-outs occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, the time-outs will expire. Then bringing $\overline{\text{MCLR}}$ high will begin execution immediately (see Figure 9-9). This is useful for testing purposes or to synchronize more than one PIC16C62X device operating in parallel.

Table 9-4 shows the RESET conditions for some special registers, while Table 9-5 shows the RESET conditions for all the registers.

9.4.6 POWER CONTROL (PCON)/ STATUS REGISTER

The power control/STATUS register, PCON (address 8Eh), has two bits.

Bit0 is $\overline{\text{BOR}}$ (Brown-out). $\overline{\text{BOR}}$ is unknown on Poweron Reset. It must then be set by the user and checked on subsequent RESETS to see if $\overline{\text{BOR}} = 0$, indicating that a brown-out has occurred. The $\overline{\text{BOR}}$ STATUS bit is a don't care and is not necessarily predictable if the brown-out circuit is disabled (by setting BODEN bit = 0 in the Configuration word).

Bit1 is POR (Power-on Reset). It is a '0' on Power-on Reset and unaffected otherwise. The user must write a '1' to this bit following a Power-on Reset. On a subsequent RESET, if POR is '0', it will indicate that a Power-on Reset must have occurred (VDD may have gone too low).

| Oscillator Configuration | Powe | er-up | Brown-out Reset Wake-up | | | |
|--------------------------|-------------------|-----------|-------------------------|------------|--|--|
| | PWRTE = 0 | PWRTE = 1 | Brown-out Reset | from SLEEP | | |
| XT, HS, LP | 72 ms + 1024 Tosc | 1024 Tosc | 72 ms + 1024 Tosc | 1024 Tosc | | |
| RC | 72 ms | _ | 72 ms | _ | | |

TABLE 9-1: TIME-OUT IN VARIOUS SITUATIONS

| TABLE 9-2 : | STATUS/PCON BITS AND THEIR SIGNIFICANCE |
|--------------------|---|
|--------------------|---|

| POR | BOR | то | PD | |
|-----|-----|----|----|------------------------------------|
| 0 | Х | 1 | 1 | Power-on Reset |
| 0 | Х | 0 | Х | Illegal, TO is set on POR |
| 0 | Х | Х | 0 | Illegal, PD is set on POR |
| 1 | 0 | Х | Х | Brown-out Reset |
| 1 | 1 | 0 | u | WDT Reset |
| 1 | 1 | 0 | 0 | WDT Wake-up |
| 1 | 1 | u | u | MCLR Reset during normal operation |
| 1 | 1 | 1 | 0 | MCLR Reset during SLEEP |

Legend: u = unchanged, x = unknown

TABLE 9-3: SUMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR Reset | Value on all other RESETS ⁽¹⁾ |
|---------|--------|-------|-------|-------|-------|-------|-------|-------|-------|-----------------------|--|
| 83h | STATUS | | | | TO | PD | | | | 0001 1xxx | 000q quuu |
| 8Eh | PCON | _ | _ | | _ | _ | _ | POR | BOR | 0x | uq |

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: Other (non Power-up) Resets include MCLR Reset, Brown-out Reset and Watchdog Timer Reset during normal operation.

10.1 Instruction Descriptions

| ADDLW | Add Literal and W | | | | | | |
|------------------|--|--|--|--|--|--|--|
| Syntax: | [<i>label</i>] ADDLW k | | | | | | |
| Operands: | $0 \le k \le 255$ | | | | | | |
| Operation: | $(W) + k \rightarrow (W)$ | | | | | | |
| Status Affected: | C, DC, Z | | | | | | |
| Encoding: | 11 111x kkkk kkkk | | | | | | |
| Description: | The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register. | | | | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Example | ADDLW 0x15 | | | | | | |
| | Before Instruction W = 0x10 After Instruction W = 0x25 | | | | | | |

| ANDLW | AND Literal with W | | | | | |
|------------------|--|--|--|--|--|--|
| Syntax: | [<i>label</i>] ANDLW k | | | | | |
| Operands: | $0 \le k \le 255$ | | | | | |
| Operation: | (W) .AND. (k) \rightarrow (W) | | | | | |
| Status Affected: | Z | | | | | |
| Encoding: | 11 1001 kkkk kkkk | | | | | |
| Description: | The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register. | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Example | ANDLW 0x5F | | | | | |
| | Before Instruction W = 0xA3 After Instruction W = 0x03 | | | | | |
| ANDWF | AND W with f | | | | | |

| ADDWF | Add W and f | | | | | |
|------------------|--|--|--|--|--|--|
| Syntax: | [<i>label</i>] ADDWF f,d | | | | | |
| Operands: | $\begin{array}{l} 0\leq f\leq 127\\ d\in[0,1] \end{array}$ | | | | | |
| Operation: | $(W) + (f) \to (dest)$ | | | | | |
| Status Affected: | C, DC, Z | | | | | |
| Encoding: | 00 0111 dfff ffff | | | | | |
| Description: | Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Example | ADDWF FSR, O | | | | | |
| | Before Instruction W = 0x17 FSR = 0xC2 After Instruction W = 0xD9 FSR = 0xC2 | | | | | |

| ANDWF | AND W with f | | | | | |
|------------------|---|--|--|--|--|--|
| Syntax: | [<i>label</i>] ANDWF f,d | | | | | |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ | | | | | |
| Operation: | (W) .AND. (f) \rightarrow (dest) | | | | | |
| Status Affected: | Z | | | | | |
| Encoding: | 00 0101 dfff ffff | | | | | |
| Description: | AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Example | ANDWF FSR, 1 | | | | | |
| | Before Instruction W = 0x17 FSR = 0xC2 After Instruction W = 0x17 FSR = 0x02 | | | | | |

| INCFSZ | Increment f, Skip if 0 | IORWF | Inclusive OR W with f |
|--|--|------------------|--|
| Syntax: | [<i>label</i>] INCFSZ f,d | Syntax: | [<i>label</i>] IORWF f,d |
| Operands: | $0 \le f \le 127$ d $\in [0,1]$ | Operands: | $0 \le f \le 127$ d $\in [0,1]$ |
| Operation: | (f) + 1 \rightarrow (dest), skip if result = 0 | Operation: | (W) .OR. (f) \rightarrow (dest) |
| Status Affected: | None | Status Affected: | Z |
| Encoding: | 00 1111 dfff ffff | Encoding: | 00 0100 dfff ffff |
| Description: The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. | | Description: | Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. |
| | If the result is 0, the next instruc- tion, which is already fetched, is | Words: | 1 |
| | discarded. A NOP is executed | Cycles: | 1 |
| | instead making it a two-cycle | Example | IORWF RESULT, 0 |
| Words: Cycles: Example | instruction. 1 1(2) HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE • • | | Before Instruction $\begin{array}{rcl} \text{RESULT} &= & 0x13 \\ W &= & 0x91 \\ \end{array}$ After Instruction $\begin{array}{rcl} \text{RESULT} &= & 0x13 \\ W &= & 0x93 \\ Z &= & 1 \\ \end{array}$ |
| | Before Instruction | MOVLW | Move Literal to W |
| | PC = address HERE After Instruction | Syntax: | [<i>label</i>] MOVLW k |
| | CNT = CNT + 1 | Operands: | $0 \leq k \leq 255$ |
| | if CNT= 0, PC = address CONTINUE | Operation: | $k \rightarrow (W)$ |
| | if CNT≠ 0, | Status Affected: | None |
| | PC = address HERE +1 | Encoding: | 11 00xx kkkk kkkk |
| IORLW | Inclusive OR Literal with W | Description: | The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's. |
| Syntax: | [<i>label</i>] IORLW k | Words: | 1 |
| Operands: | $0 \le k \le 255$ | Cycles: | 1 |
| Operation: | (W) .OR. $k \rightarrow$ (W) | Example | MOVLW 0x5A |
| Status Affected: | Z | Example | After Instruction |
| Encoding: | 11 1000 kkkk kkkk | | W = 0x5A |
| Description: | The contents of the W register is OR'ed with the eight bit literal 'k'. The result is placed in the W register. | | |
| Words: | 1 | | |
| Cycles: | 1 | | |
| Example | IORLW 0x35 | | |
| | | | |
| | Before Instruction W = 0x9A After Instruction | | |

W = Z =

0xBF 1

| MOVF | Move f | | | | | |
|-------------------------|--|--|--|--|--|--|
| Syntax: | [<i>label</i>] MOVF f,d | | | | | |
| Operands: | $\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$ | | | | | |
| Operation: | $(f) \rightarrow (dest)$ | | | | | |
| Status Affected: | Z | | | | | |
| Encoding: | 00 1000 dfff ffff | | | | | |
| Description: | The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected. | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Example | MOVF FSR, 0 | | | | | |
| MOVANE | After Instruction W = value in FSR register Z = 1 | | | | | |
| MOVWF | Move W to f | | | | | |
| Syntax: | [<i>label</i>] MOVWF f 0 ≤ f ≤ 127 | | | | | |
| Operands: Operation: | $0 \le 1 \le 127$ (W) \rightarrow (f) | | | | | |
| Status Affected: | None (1) | | | | | |
| Encoding: | 00 0000 1fff ffff | | | | | |
| Description: | Move data from W register to reg- ister 'f'. | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Example | MOVWF OPTION | | | | | |
| | Before Instruction OPTION = 0xFF W = 0x4F After Instruction OPTION = 0x4F W = 0x4F | | | | | |
| | ۷۷ – UX4F | | | | | |

| NOP | No Operation | | | | | |
|------------------|---------------|------|------|------|--|--|
| Syntax: | [label] | NOP | | | | |
| Operands: | None | | | | | |
| Operation: | No operation | | | | | |
| Status Affected: | None | | | | | |
| Encoding: | 00 | 0000 | 0xx0 | 0000 | | |
| Description: | No operation. | | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Example | NOP | | | | | |

| $\begin{bmatrix} label \end{bmatrix}$ None (W) \rightarrow O None | | ١ | | | |
|--|--|---|---|--|--|
| $(W) \rightarrow O$ | PTION | | | | |
| . , | PTION | | | | |
| None | | | | | |
| | | | | | |
| 00 | 0000 | 0110 | 0010 | | |
| loaded in the OPTION register. This instruction is supported for code compatibility with PIC16C5X products. Since OPTION is a read- able/writable register, the user can | | | | | |
| 1 | | | | | |
| 1 | | | | | |
| | | | | | |
| To maintain upward compatibil- ity with future PICmicro [®] products, do not use this instruction. | | | | | |
| | loaded in This instr code com products. able/writa directly a 1 1 To main ity with product | loaded in the OPT This instruction is code compatibility products. Since O able/writable regis directly address it 1 1 To maintain upw ity with future P products, do no | This instruction is supported code compatibility with PIC products. Since OPTION is able/writable register, the undirectly address it. 1 1 To maintain upward com ity with future PICmicro products, do not use this | | |

12.2 DC Characteristics: PIC16C62XA-04 (Commercial, Industrial, Extended) PIC16C62XA-20 (Commercial, Industrial, Extended) PIC16LC62XA-04 (Commercial, Industrial, Extended (CONT.)

| PIC16C | 62XA | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | | | | |
|-----------------------|---------------------------------|--|------------------|--|-----------------------|--------------------------|--|--|--|--|
| PIC16LC62XA | | | | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | | |
| Param. No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions | | | |
| D022 | ΔIWDT | WDT Current ⁽⁵⁾ | — | 6.0 | 10 12 | μA μA | VDD = 4.0V (125°C) | | | |
| D022A D023 | Δ IBOR Δ ICOMP | Brown-out Reset Current ⁽⁵⁾ Comparator Current for each Comparator ⁽⁵⁾ | _ | 75 30 | 125 60 | μA μA | BOD enabled, VDD = 5.0V VDD = 4.0V | | | |
| D023A | $\Delta I V REF$ | VREF Current ⁽⁵⁾ | — | 80 | 135 | μA | VDD = 4.0V | | | |
| D022 D022A D023 | ΔIWDT ΔIBOR ΔICOMP | WDT Current ⁽⁵⁾ Brown-out Reset Current ⁽⁵⁾ Comparator Current for each Comparator ⁽⁵⁾ | | 6.0 75 30 | 10 12 125 60 | μΑ μΑ μΑ | VDD=4.0V (125°C) BOD enabled, VDD = 5.0V VDD = 4.0V | | | |
| D023A | Δ IVREF | VREF Current ⁽⁵⁾ | _ | 80 | 135 | μA | VDD = 4.0V | | | |
| 1A | Fosc | LP Oscillator Operating Frequency RC Oscillator Operating Frequency XT Oscillator Operating Frequency HS Oscillator Operating Frequency | 0 0 0 0 | | 200 4 4 20 | kHz MHz MHz MHz | All temperatures All temperatures All temperatures All temperatures | | | |
| 1A | Fosc | LP Oscillator Operating Frequency RC Oscillator Operating Frequency XT Oscillator Operating Frequency HS Oscillator Operating Frequency | 0 0 0 0 | | 200 4 4 20 | kHz MHz MHz MHz | All temperatures All temperatures All temperatures All temperatures | | | |

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

 $\overline{\text{MCLR}}$ = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

12.3 DC CHARACTERISTICS: PIC16CR62XA-04 (Commercial, Industrial, Extended) PIC16CR62XA-20 (Commercial, Industrial, Extended) PIC16LCR62XA-04 (Commercial, Industrial, Extended)

| PIC16CR62XA-04 PIC16CR62XA-20 PIC16LCR62XA-04 | | | | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | | | |
|---|------|---|-------|--|------------|----------|---|--|--|--|--|
| | | | | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | | | |
| Param. No. | Sym | Characteristic | Min | Тур† | Мах | Units | Conditions | | | | |
| D001 | Vdd | Supply Voltage | 3.0 | — | 5.5 | V | See Figures 12-7, 12-8, 12-9 | | | | |
| D001 | Vdd | Supply Voltage | 2.5 | _ | 5.5 | V | See Figures 12-7, 12-8, 12-9 | | | | |
| D002 | Vdr | RAM Data Retention Voltage ⁽¹⁾ | | 1.5* | | V | Device in SLEEP mode | | | | |
| D002 | Vdr | RAM Data Retention Voltage ⁽¹⁾ | _ | 1.5* | — | V | Device in SLEEP mode | | | | |
| D003 | VPOR | VDD start voltage to ensure Power-on Reset | | Vss | _ | V | See section on Power-on Reset for details | | | | |
| D003 | VPOR | VDD start voltage to ensure Power-on Reset | — | Vss | — | V | See section on Power-on Reset for details | | | | |
| D004 | SVDD | VDD rise rate to ensure Power-on Reset | 0.05* | — | — | V/ms | See section on Power-on Reset for details | | | | |
| D004 | SVDD | VDD rise rate to ensure Power-on Reset | 0.05* | — | — | V/ms | See section on Power-on Reset for details | | | | |
| D005 | VBOR | Brown-out Detect Voltage | 3.7 | 4.0 | 4.35 | V | BOREN configuration bit is cleared | | | | |
| D005 | VBOR | Brown-out Detect Voltage | 3.7 | 4.0 | 4.35 | V | BOREN configuration bit is cleared | | | | |
| D010 | Idd | Supply Current ⁽²⁾ | _ | 1.2 500 | 1.7 900 | mA μA | Fosc = 4 MHz, VDD = 5.5V, WDT disabled, XT mode, (Note 4)* Fosc = 4 MHz, VDD = 3.0V, WDT disabled, XT mode, | | | | |
| | | | _ | 1.0 | 2.0 | mA | (Note 4) Fosc = 10 MHz, VDD = 3.0V, WDT disabled, HS mode, (Note 6) | | | | |
| | | | — | 4.0 | 7.0 | mA | Fosc = 20 MHz, VDD = 5.5V, WDT disabled*, HS | | | | |
| | | | — | 3.0 | 6.0 | mA | mode | | | | |
| | | | | 35 | 70 | μA | Fosc = 20 MHz, VDD = 4.5V, WDT disabled, HS mode Fosc = 32 kHz, VDD = 3.0V, WDT disabled, LP mode | | | | |
| D010 | IDD | Supply Current ⁽²⁾ | — | 1.2 | 1.7 | mA | Fosc = 4.0 MHz, VDD = 5.5V, WDT disabled, XT mode, (Note 4)* | | | | |
| | | | — | 400 | 800 | μA | Fosc = 4.0 MHz, VDD = 2.5V, WDT disabled, XT mode (Note 4) | | | | |
| | | | — | 35 | 70 | μA | Fosc = 32 kHz, VDD = 2.5V, WDT disabled, LP mode | | | | |

| PIC16CR62XA-04 PIC16CR62XA-20 | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | | | |
|----------------------------------|---|--|--|--|--|--|--|--|
| PIC16LCR62XA-04 | Standard Operating Conditions (unless otherwise stated)Operating temperature -40° C \leq TA \leq +85°C for industrial and 0° C \leq TA \leq +70°C for commercial and -40° C \leq TA \leq +125°C for extended | | | | | | | |
| Param. Sym Characteristic No. | Min Typ† Max Units Conditions | | | | | | | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in k Ω .

5: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

12.5 DC CHARACTERISTICS: PIC16C620A/C621A/C622A-40⁽⁷⁾ (Commercial) PIC16CR620A-40⁽⁷⁾ (Commercial)

| DC CH | IARAC | TERISTICS | Standard Operating Conditions (unless otherwise stated)Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial | | | | | | |
|--------------|-------|--|--|------|-----------------|------|--|--|--|
| Param No. | Sym | Characteristic | Min | Тур† | Мах | Unit | Conditions | | |
| | VIL | Input Low Voltage | | | | | | | |
| | | I/O ports | | | | | | | |
| D030 | | with TTL buffer | Vss | — | 0.8V 0.15Vdd | V | VDD = 4.5V to 5.5V, otherwise | | |
| D031 | | with Schmitt Trigger input | Vss | | 0.2VDD | V | | | |
| D032 | | MCLR, RA4/T0CKI, OSC1 (in RC mode) | Vss | — | 0.2Vdd | V | (Note 1) | | |
| D033 | | OSC1 (in XT and HS) | Vss | _ | 0.3VDD | V | | | |
| | | OSC1 (in LP) | Vss | _ | 0.6Vdd - 1.0 | V | | | |
| | Vih | Input High Voltage | | | | | | | |
| | | I/O ports | | | | | | | |
| D040 | | with TTL buffer | 2.0V | — | Vdd | V | VDD = 4.5V to 5.5V, otherwise | | |
| | | | 0.25 VDD + 0.8 | | Vdd | | | | |
| D041 | | with Schmitt Trigger input | 0.8 VDD | | Vdd | | | | |
| D042 | | MCLR RA4/T0CKI | 0.8 Vdd | — | Vdd | V | | | |
| D043 | | OSC1 (XT, HS and LP) | 0.7 Vdd | — | Vdd | V | | | |
| D043A | | OSC1 (in RC mode) | 0.9 VDD | | | | (Note 1) | | |
| D070 | IPURB | PORTB Weak Pull-up Current | 50 | 200 | 400 | μA | VDD = 5.0V, VPIN = VSS | | |
| | lı∟ | Input Leakage Current ^(2, 3) | | | | | | | |
| | | I/O ports (except PORTA) | | | ±1.0 | μA | Vss \leq VPIN \leq VDD, pin at hi-impedance | | |
| D060 | | PORTA | — | — | ±0.5 | μA | Vss \leq VPIN \leq VDD, pin at hi-impedance | | |
| D061 | | RA4/T0CKI | — | — | ±1.0 | μA | $Vss \leq VPIN \leq VDD$ | | |
| D063 | | OSC1, MCLR | _ | — | ±5.0 | μA | Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration | | |
| | Vol | Output Low Voltage | | | | | | | |
| D080 | | I/O ports | _ | — | 0.6 | V | IOL = 8.5 mA, VDD = 4.5V, -40° to +85°C | | |
| | | | _ | — | 0.6 | V | IOL = 7.0 mA, VDD = 4.5V, +125°C | | |
| D083 | | OSC2/CLKOUT (RC only) | _ | — | 0.6 | V | IOL = 1.6 mA, VDD = 4.5V, -40° to +85°C | | |
| | | | | | 0.6 | V | IOL = 1.2 mA, VDD = 4.5V, +125°C | | |
| | Vон | Output High Voltage ⁽³⁾ | | | | | | | |
| D090 | | I/O ports (except RA4) | VDD-0.7 | — | — | V | IOH = -3.0 mA, VDD = 4.5V, -40° to +85°C | | |
| | | | VDD-0.7 | — | — | V | ІОН = -2.5 mA, VDD = 4.5V, +125°C | | |
| D092 | | OSC2/CLKOUT (RC only) | VDD-0.7 | — | — | V | ІОН = -1.3 mA, VDD = 4.5V, -40° to +85°С | | |
| | | | VDD-0.7 | _ | — | V | Іон = -1.0 mA, Vdd = 4.5V, +125°С | | |
| *D150 | Vod | Open Drain High Voltage | | | 8.5 | V | RA4 pin | | |
| | | Capacitive Loading Specs on Output Pins | | | | | | | |
| D100 | Cosc2 | OSC2 pin | | | 15 | pF | In XT, HS and LP modes when external clock used to drive OSC1. | | |
| D101 | Cio | All I/O pins/OSC2 (in RC mode) | | | 50 | pF | | | |
| | | parameters are characterized but not | <u> </u> | L | ~~ | ۳. | 1 | | |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD, MCLR = VDD; WDT enabled/disabled as specified.
 The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in bi-impedance state and tied to VDD or VSS.

mode, with all I/O pins in hi-impedance state and tied to VDD or VSs.
For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/ 2REXT (mA) with REXT in kΩ.

5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

7: See Section 12.1 and Section 12.3 for 16C62X and 16CR62X devices for operation between 20 MHz and 40 MHz for valid modified characteristics.

13.0 DEVICE CHARACTERIZATION INFORMATION

The graphs and tables provided in this section are for design guidance and are not tested. In some graphs or tables, the data presented is outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution, while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively, where σ is standard deviation.





FIGURE 13-1: IDD VS. FREQUENCY (XT MODE, VDD = 5.5V)


FIGURE 13-2: PIC16C622A IPD VS. VDD (WDT DISABLE)



© 2003 Microchip Technology Inc.

14.0 PACKAGING INFORMATION

18-Lead Ceramic Dual In-line with Window (JW) – 300 mil (CERDIP)



| | | INCHES* | | MILLIMETERS | | | |
|----------------------------|---------|---------|------|-------------|-------|-------|-------|
| Dimension | MIN NOM | | MAX | MIN | NOM | MAX | |
| Number of Pins | n | | 18 | | | 18 | |
| Pitch | р | | .100 | | | 2.54 | |
| Top to Seating Plane | Α | .170 | .183 | .195 | 4.32 | 4.64 | 4.95 |
| Ceramic Package Height | A2 | .155 | .160 | .165 | 3.94 | 4.06 | 4.19 |
| Standoff | A1 | .015 | .023 | .030 | 0.38 | 0.57 | 0.76 |
| Shoulder to Shoulder Width | Е | .300 | .313 | .325 | 7.62 | 7.94 | 8.26 |
| Ceramic Pkg. Width | E1 | .285 | .290 | .295 | 7.24 | 7.37 | 7.49 |
| Overall Length | D | .880 | .900 | .920 | 22.35 | 22.86 | 23.37 |
| Tip to Seating Plane | L | .125 | .138 | .150 | 3.18 | 3.49 | 3.81 |
| Lead Thickness | С | .008 | .010 | .012 | 0.20 | 0.25 | 0.30 |
| Upper Lead Width | B1 | .050 | .055 | .060 | 1.27 | 1.40 | 1.52 |
| Lower Lead Width | В | .016 | .019 | .021 | 0.41 | 0.47 | 0.53 |
| Overall Row Spacing § | eB | .345 | .385 | .425 | 8.76 | 9.78 | 10.80 |
| Window Width | W1 | .130 | .140 | .150 | 3.30 | 3.56 | 3.81 |
| Window Length | W2 | .190 | .200 | .210 | 4.83 | 5.08 | 5.33 |

* Controlling Parameter
 § Significant Characteristic
 JEDEC Equivalent: MO-036
 Drawing No. C04-010

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

| To: | Technical Publications Manag | er Total Pages Sent |
|-----------|-------------------------------------|---|
| RE: | Reader Response | |
| From | n: Name | |
| | Company | |
| | Address | |
| | | |
| | Telephone: () | FAX: () |
| Appl | ication (optional): | |
| Wou | ld you like a reply?YN | |
| Devi | ce: PIC16C62X | _iterature Number: DS30235J |
| Que | stions: | |
| 1. \ | What are the best features of this | document? |
| - | | |
| <u>-</u> | | |
| 2. I | How does this document meet yo | ur hardware and software development needs? |
| - | | |
| - 3. [| Do you find the organization of thi | s document easy to follow? If not, why? |
| _ | | |
| _ | | |
| 4. \ | What additions to the document d | o you think would enhance the structure and subject? |
| - | | |
| - | | |
| 5. \ | What deletions from the documen | t could be made without affecting the overall usefulness? |
| - | | |
| - 6 I | s there any incorrect or misleadir | a information (what and where)? |
| 0. 1 | | |
| - | | |
| 7. H | How would you improve this docu | ment? |
| _ | | |
| - | | |
| | | |



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

Phoenix

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Marketing Support Division Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599 China - Fuzhou Microchip Technology Consulting (Shanghai)

Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060 **China - Shenzhen**

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-82966626

China - Qingdao

Mm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205 India Microchip Technology Inc. India Liaison Office Marketing Support Division Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Microchip Technology (Barbados) Inc., Taiwan Branch 11F-3, No. 207

Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria

Microchip Technology Austria GmbH Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Italy Microchip Technology SRL Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611 Fax: 39-0331-466781 United Kingdom Microchip Ltd 505 Eskdale Road

Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

03/25/03