



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c622-20-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



EPROM-Based 8-Bit CMOS Microcontrollers

Devices included in this data sheet:

Referred to collectively as PIC16C62X.

- PIC16C620 PIC16C620A
- PIC16C621 PIC16C621A
- PIC16C622 PIC16C622A
- PIC16CR620A

High Performance RISC CPU:

- Only 35 instructions to learn
- All single cycle instructions (200 ns), except for program branches which are two-cycle
- Operating speed:
 - DC 40 MHz clock input
 - DC 100 ns instruction cycle

Device	Program Memory	Data Memory
PIC16C620	512	80
PIC16C620A	512	96
PIC16CR620A	512	96
PIC16C621	1K	80
PIC16C621A	1K	96
PIC16C622	2K	128
PIC16C622A	2K	128

· Interrupt capability


- 16 special function hardware registers
- 8-level deep hardware stack
- Direct, Indirect and Relative addressing modes

Peripheral Features:

- 13 I/O pins with individual direction control
- High current sink/source for direct LED drive
- Analog comparator module with:
- Two analog comparators
- Programmable on-chip voltage reference (VREF) module
- Programmable input multiplexing from device inputs and internal voltage reference
- Comparator outputs can be output signals
- Timer0: 8-bit timer/counter with 8-bit programmable prescaler

Pin Diagrams

PDIP, SOIC, Windowed CERDIP



Special Microcontroller Features:

- · Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Reset
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- · Programmable code protection
- · Power saving SLEEP mode
- Selectable oscillator options
- Serial in-circuit programming (via two pins)
- Four user programmable ID locations

CMOS Technology:

- Low power, high speed CMOS EPROM technology
- Fully static design
- · Wide operating range
 - 2.5V to 5.5V
- Commercial, industrial and extended temperature range
- Low power consumption
 - < 2.0 mA @ 5.0V, 4.0 MHz
 - 15 μA typical @ 3.0V, 32 kHz
 - < 1.0 μA typical standby current @ 3.0V

1.0 GENERAL DESCRIPTION

The PIC16C62X devices are 18 and 20-Pin ROM/ EPROM-based members of the versatile PICmicro[®] family of low cost, high performance, CMOS, fullystatic, 8-bit microcontrollers.

All PICmicro microcontrollers employ an advanced RISC architecture. The PIC16C62X devices have enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with the separate 8-bit wide data. The two-stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

PIC16C62X microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

The PIC16C620A, PIC16C621A and PIC16CR620A have 96 bytes of RAM. The PIC16C622(A) has 128 bytes of RAM. Each device has 13 I/O pins and an 8-bit timer/counter with an 8-bit programmable prescaler. In addition, the PIC16C62X adds two analog comparators with a programmable on-chip voltage reference module. The comparator module is ideally suited for applications requiring a low cost analog interface (e.g., battery chargers, threshold detectors, white goods controllers, etc).

PIC16C62X devices have special features to reduce external components, thus reducing system cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (Power-down) mode offers power savings. The user can wake-up the chip from SLEEP through several external and internal interrupts and RESET.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lock- up.

A UV-erasable CERDIP-packaged version is ideal for code development while the cost effective One-Time-Programmable (OTP) version is suitable for production in any volume.

Table 1-1 shows the features of the PIC16C62X midrange microcontroller families.

A simplified block diagram of the PIC16C62X is shown in Figure 3-1.

The PIC16C62X series fits perfectly in applications ranging from battery chargers to low power remote sensors. The EPROM technology makes

customization of application programs (detection levels, pulse generation, timers, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low cost, low power, high performance, ease of use and I/O flexibility make the PIC16C62X very versatile.

1.1 Family and Upward Compatibility

Those users familiar with the PIC16C5X family of microcontrollers will realize that this is an enhanced version of the PIC16C5X architecture. Please refer to Appendix A for a detailed list of enhancements. Code written for the PIC16C5X can be easily ported to PIC16C62X family of devices (Appendix B). The PIC16C62X family fills the niche for users wanting to migrate up from the PIC16C5X family and not needing various peripheral features of other members of the PIC16XX mid-range microcontroller family.

1.2 Development Support

The PIC16C62X family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a low cost development programmer and a full-featured programmer. Third Party "C" compilers are also available.

3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.

3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





FIGURE 3-2: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



5.0 I/O PORTS

The PIC16C62X have two ports, PORTA and PORTB. Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

5.1 PORTA and TRISA Registers


PORTA is a 5-bit wide latch. RA4 is a Schmitt Trigger input and an open drain output. Port RA4 is multiplexed with the T0CKI clock input. All other RA port pins have Schmitt Trigger input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers), which can configure these pins as input or output.

A '1' in the TRISA register puts the corresponding output driver in a Hi-impedance mode. A '0' in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

The PORTA pins are multiplexed with comparator and voltage reference functions. The operation of these pins are selected by control bits in the CMCON (comparator control register) register and the VRCON (voltage reference control register) register. When selected as a comparator input, these pins will read as '0's.

FIGURE 5-1: BLOCK DIAGRAM OF RA1:RA0 PINS



Note:	On RESET, the TRISA register is set to all
	inputs. The digital inputs are disabled and
	the comparator inputs are forced to ground
	to reduce excess current consumption.

TRISA controls the direction of the RA pins, even when they are being used as comparator inputs. The user must make sure to keep the pins configured as inputs when using them as comparator inputs.


The RA2 pin will also function as the output for the voltage reference. When in this mode, the VREF pin is a very high impedance output and must be buffered prior to any external load. The user must configure TRISA<2> bit as an input and use high impedance loads.

In one of the Comparator modes defined by the CMCON register, pins RA3 and RA4 become outputs of the comparators. The TRISA<4:3> bits must be cleared to enable outputs to use this function.

EXAMPLE 5-1: INITIALIZING PORTA

CLRF	PORTA	;Initialize PORTA by setting ;output data latches
MOVLW	0X07	;Turn comparators off and
MOVWF	CMCON	;enable pins for I/O ;functions
BSF	STATUS, RPO	;Select Bank1
MOVLW	0x1F	;Value used to initialize
		;data direction
MOVWF	TRISA	;Set RA<4:0> as inputs
		;TRISA<7:5> are always
		;read as '0'.

FIGURE 5-2: BLOCK DIAGRAM OF RA2 PIN



Name	Bit #	Buffer Type	Function
RB0/INT	bit0	TTL/ST ⁽¹⁾	Input/output or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock pin.
RB7	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data pin.

TABLE 5-3: PORTB FUNCTIONS

Legend: ST = Schmitt Trigger, TTL = TTL input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other RESETS
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	XXXX XXXX	uuuu uuuu
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
81h	OPTION	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: u = unchanged, x = unknown

Note 1: Shaded bits are not used by PORTB.

6.2 Using Timer0 with External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

6.2.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the TMR0 is actually incremented. Figure 6-5 shows the delay from the external clock edge to the timer incrementing.





6.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 6-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusive between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer and vice-versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.




FIGURE 6-6: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER

TABLE 7-1:	REGISTERS ASSOCIATED WITH COMPARATOR MODULE
------------	---

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other RESETS
1Fh	CMCON	C2OUT	C10UT		_	CIS	CM2	CM1	CM0	00 0000	00 0000
9Fh	VRCON	VREN	VROE	VRR		VR3	VR2	VR1	VR0	000- 0000	000- 0000
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	CMIF	_	_	_	_	_	_	-0	-0
8Ch	PIE1	_	CMIE	_	_	_	_	_	_	-0	-0
85h	TRISA				TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as "0"

-

9.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh), which can be accessed only during programming.

REGISTER 9-1: CONFIGURATION WORD (ADDRESS 2007h)

CP1	CP0 ⁽²⁾	CP1	CP0 ⁽²⁾	CP1	CP0 ⁽²⁾		BODEN	CP1	CP0 ⁽²⁾	PWRTE	WDTE	F0SC1	F0SC0
bit 13	ļ	<u> </u>	ļļ		ļ		<u> </u>	<u></u>	<u>I</u>	<u></u>	<u> </u>	ļ	bit 0
bit 13-8 5-4:	bit 13-8, CP<1:0>: Code protection bit pairs ⁽²⁾ 5-4: Code protection for 2K program memory 11 = Program memory code protection off 10 = 0400h-07FFh code protected 01 = 0200h-07FFh code protected 00 = 0000h-07FFh code protected Code protection for 1K program memory 11 = Program memory code protection off 10 = Program memory code protection off 01 = 0200h-03FFh code protected 00 = 0000h-03FFh code protected Code protection for 0.5K program memory 11 = Program memory code protection off 10 = Program memory code protection off												
		0	m memo -01FFh c			on off							
bit 7			nted: Re	-									
bit 6	BOI	DEN: Br	own-out l	Reset E	nable bit	(1)							
		BOR en BOR dis											
bit 3	1 =	RTE : Po PWRT o PWRT e		īmer Er	able bit ⁽	1, 3)							
bit 2	1 =	TE: Wat WDT en WDT dis		mer Ena	able bit								
bit 1-0	 FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Detect Reset is 												
		2: Al lis	ted.		-		e given the Power-up T			nable the c	code prot	tection s	cheme
Legend R = Re	l: adable b	it		W =	Writable	bit	U =	Unimple	emented	bit, read a	s '0'		





12.2 DC Characteristics: PIC16C62XA-04 (Commercial, Industrial, Extended) PIC16C62XA-20 (Commercial, Industrial, Extended) PIC16LC62XA-04 (Commercial, Industrial, Extended)

PIC16C	C62XA		Opera Stand Opera	Standard Operating Conditions (unless otherwise stated)Operating temperature -40° C \leq TA \leq +85°C for industrial and 0° C \leq TA \leq +70°C for commercial and -40° C \leq TA \leq +125°C for extendedStandard Operating Conditions (unless otherwise stated)Operating temperature -40° C $=$ TA \leq +85°C for industrial and 0° C \leq TA \leq +85°C for industrial and 0° C \leq TA \leq +70°C for commercial and -40° C \leq TA \leq +125°C for extended								
Param. No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions					
D001	Vdd	Supply Voltage	3.0	_	5.5	V	See Figures 12-1, 12-2, 12-3, 12-4, and 12-5					
D001	Vdd	Supply Voltage	2.5	_	5.5	V	See Figures 12-1, 12-2, 12-3, 12-4, and 12-5					
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	—	1.5*		V	Device in SLEEP mode					
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	_	1.5*		V	Device in SLEEP mode					
D003	VPOR	VDD start voltage to ensure Power-on Reset	_	Vss	_	V	See section on Power-on Reset for details					
D003	VPOR	VDD start voltage to ensure Power-on Reset	—	Vss	—	V	See section on Power-on Reset for details					
D004	SVDD	VDD rise rate to ensure Power-on Reset	0.05*	—	—	V/ms	See section on Power-on Reset for details					
D004	SVDD	VDD rise rate to ensure Power-on Reset	0.05*	—	—	V/ms	See section on Power-on Reset for details					
D005	VBOR	Brown-out Detect Voltage	3.7	4.0	4.35	V	BOREN configuration bit is cleared					
D005	VBOR	Brown-out Detect Voltage	3.7	4.0	4.35	V	BOREN configuration bit is cleared					

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD, MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

12.3 DC CHARACTERISTICS: PIC16CR62XA-04 (Commercial, Industrial, Extended) PIC16CR62XA-20 (Commercial, Industrial, Extended) PIC16LCR62XA-04 (Commercial, Industrial, Extended)

PIC16CI PIC16CI			Oper	$\begin{array}{llllllllllllllllllllllllllllllllllll$									
PIC16L0	CR62X	Q-04		$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Param. No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions						
D001	Vdd	Supply Voltage	3.0	—	5.5	V	See Figures 12-7, 12-8, 12-9						
D001	Vdd	Supply Voltage	2.5	_	5.5	V	See Figures 12-7, 12-8, 12-9						
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾		1.5*		V	Device in SLEEP mode						
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	_	1.5*	—	V	Device in SLEEP mode						
D003	VPOR	VDD start voltage to ensure Power-on Reset		Vss	_	V	See section on Power-on Reset for details						
D003	VPOR	VDD start voltage to ensure Power-on Reset	—	Vss	—	V	See section on Power-on Reset for details						
D004	SVDD	VDD rise rate to ensure Power-on Reset	0.05*	—	—	V/ms	See section on Power-on Reset for details						
D004	SVDD	VDD rise rate to ensure Power-on Reset	0.05*	—	—	V/ms	See section on Power-on Reset for details						
D005	VBOR	Brown-out Detect Voltage	3.7	4.0	4.35	V	BOREN configuration bit is cleared						
D005	VBOR	Brown-out Detect Voltage	3.7	4.0	4.35	V	BOREN configuration bit is cleared						
D010	Idd	Supply Current ⁽²⁾	_	1.2 500	1.7 900	mA μA	Fosc = 4 MHz, VDD = 5.5V, WDT disabled, XT mode, (Note 4)* Fosc = 4 MHz, VDD = 3.0V, WDT disabled, XT mode,						
			_	1.0	2.0	mA	(Note 4) Fosc = 10 MHz, VDD = 3.0V, WDT disabled, HS mode, (Note 6)						
			—	4.0	7.0	mA	Fosc = 20 MHz, VDD = 5.5V, WDT disabled*, HS						
			—	3.0	6.0	mA	mode						
				35	70	μA	Fosc = 20 MHz, VDD = 4.5V, WDT disabled, HS mode Fosc = 32 kHz, VDD = 3.0V, WDT disabled, LP mode						
D010	IDD	Supply Current ⁽²⁾	—	1.2	1.7	mA	Fosc = 4.0 MHz, VDD = 5.5V, WDT disabled, XT mode, (Note 4)*						
			—	400	800	μA	Fosc = 4.0 MHz, VDD = 2.5V, WDT disabled, XT mode (Note 4)						
			—	35	70	μA	Fosc = 32 kHz, VDD = 2.5V, WDT disabled, LP mode						

12.4 DC Characteristics: PIC16C62X/C62XA/CR62XA (Commercial, Industrial, Extended) PIC16LC62X/LC62XA/LCR62XA (Commercial, Industrial, Extended)

PIC16C	62X/C	62XA/CR62XA		Standard Operating Conditions (unless otherwise stated)Operating temperature -40° C $\leq TA \leq +85^{\circ}$ C for industrial and 0° C $\leq TA \leq +70^{\circ}$ C for commercial and								
						-40°C	$\leq TA \leq +125^{\circ}C$ for extended					
PIC16L	C62X/I	LC62XA/LCR62XA										
Param. No.	Sym	Characteristic	Characteristic Min Typ† Max Units									
	VIL	Input Low Voltage										
		I/O ports										
D030		with TTL buffer	Vss	—	0.8V 0.15 Vdd	V	VDD = 4.5V to 5.5V otherwise					
D031		with Schmitt Trigger input	Vss	—	0.2 VDD	V						
D032		MCLR, RA4/T0CKI,OSC1 (in RC mode)	Vss	—	0.2 VDD	V	(Note 1)					
D033		OSC1 (in XT and HS)	Vss	_	0.3 VDD	V						
		OSC1 (in LP)	Vss	—	0.6 Vdd- 1.0	V						
	VIL	Input Low Voltage										
		I/O ports										
D030		with TTL buffer	Vss	-	0.8V 0.15 VDD	V	VDD = 4.5V to 5.5V otherwise					
D031		with Schmitt Trigger input	Vss	—	0.2 VDD	V						
D032		MCLR, RA4/T0CKI,OSC1 (in RC mode)	Vss	—	0.2 VDD	V	(Note 1)					
D033		OSC1 (in XT and HS)	Vss	—	0.3 VDD	V						
		OSC1 (in LP)	Vss	—	0.6 Vdd- 1.0	V						
	VIH	Input High Voltage										
		I/O ports										
D040		with TTL buffer	2.0V 0.25 VDD + 0.8V	_	Vdd Vdd	V	V _{DD} = 4.5V to 5.5V otherwise					
D041		with Schmitt Trigger input	0.8 Vdd	_	VDD							
D042		MCLR RA4/T0CKI	0.8 VDD	_	VDD	V						
D043 D043A		OSC1 (XT, HS and LP) OSC1 (in RC mode)	0.7 Vdd 0.9 Vdd	_	VDD	V	(Note 1)					

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16C62X(A) be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

12.5 DC CHARACTERISTICS: PIC16C620A/C621A/C622A-40⁽⁷⁾ (Commercial) PIC16CR620A-40⁽⁷⁾ (Commercial)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated)Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial					
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
D001	Vdd	Supply Voltage	3.0	_	5.5	V	Fosc = DC to 20 MHz	
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾		1.5*	_	V	Device in SLEEP mode	
D003	VPOR	VDD start voltage to ensure Power-on Reset	—	Vss	_	V	See section on Power-on Reset for details	
D004	SVDD	VDD rise rate to ensure Power-on Reset	0.05 *	—	—	V/ms	See section on Power-on Reset for details	
D005	VBOR	Brown-out Detect Voltage	3.65	4.0	4.35	V	BOREN configuration bit is cleared	
D010	IDD	Supply Current ^(2,4)	—	1.2	2.0	mA	Fosc = 4 MHz, VDD = 5.5V, WDT disabled, XT Osc mode, (Note 4)*	
			—	0.4	1.2	mA	Fosc = 4 MHz, VDD = 3.0V, WDT disabled, XT Osc mode, (Note 4)	
			—	1.0	2.0	mA	Fosc = 10 MHz, VDD = 3.0V, WDT disabled, HS Osc mode, (Note 6)	
			—	4.0	6.0	mA	Fosc = 20 MHz, VDD = 4.5V, WDT disabled, HS Osc mode	
			—	4.0	7.0	mA	Fosc = 20 MHz, VDD = 5.5V, WDT disabled*, HS Osc mode	
			—	35	70	μA	Fosc = 32 kHz, VDD = 3.0V, WDT disabled, LP Osc mode	
D020	IPD	Power Down Current ⁽³⁾		_	2.2	μA	VDD = 3.0V	
			—	—	5.0	μA	VDD = 4.5V*	
			—	—	9.0	μA	VDD = 5.5V	
			—	—	15	μA	VDD = 5.5V Extended	
D022	Δ IWDT	WDT Current ⁽⁵⁾		6.0	10	μA	VDD = 4.0V	
DOODA				75	12	μA	(<u>125</u> °C)	
D022A D023	∆IBOR ∆ICOMP	Brown-out Reset Current ⁽⁵⁾ Comparator Current for each		75 30	125 60	μA μA	BOD enabled, VDD = 5.0V VDD = 4.0V	
D023		Comparator Current for each		30	00	μA	VDD - 4.0V	
D023A		VREF Current ⁽⁵⁾		80	135	μA	VDD = 4.0V	
	Δ IEE Write	Operating Current			3	mA	Vcc = 5.5V, SCL = 400 kHz	
	Δ IEE Read	Operating Current	_		1	mA		
	ΔIEE	Standby Current	—		30	μA	Vcc = 3.0V, EE Vdd = Vcc	
	ΔIEE	Standby Current			100	μΑ	Vcc = 3.0V, EE VDD = Vcc	
1A	Fosc	LP Oscillator Operating Frequency	0	-	200	kHz	All temperatures	
		RC Oscillator Operating Frequency	0	—	4	MHz	All temperatures	
		XT Oscillator Operating Frequency	0	—	4	MHz	All temperatures	
		HS Oscillator Operating Frequency	0	—	20	MHz	All temperatures	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption. The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD, MCLR = VDD; WDT enabled/disabled as specified.
 The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP

mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/ 2REXT (mA) with REXT in kΩ.

5: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

7: See Section 12.1 and Section 12.3 for 16C62X and 16CR62X devices for operation between 20 MHz and 40 MHz for valid modified characteristics.

12.5 DC CHARACTERISTICS: PIC16C620A/C621A/C622A-40⁽⁷⁾ (Commercial) PIC16CR620A-40⁽⁷⁾ (Commercial)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated)Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial					
Param No.	Sym	Characteristic	Min	Тур†	Мах	Unit	Conditions	
	VIL	Input Low Voltage						
		I/O ports						
D030		with TTL buffer	Vss	—	0.8V 0.15Vdd	V	VDD = 4.5V to 5.5V, otherwise	
D031		with Schmitt Trigger input	Vss		0.2VDD	V		
D032		MCLR, RA4/T0CKI, OSC1 (in RC mode)	Vss	—	0.2Vdd	V	(Note 1)	
D033		OSC1 (in XT and HS)	Vss	_	0.3VDD	V		
		OSC1 (in LP)	Vss	_	0.6Vdd - 1.0	V		
	Vih	Input High Voltage						
		I/O ports						
D040		with TTL buffer	2.0V	—	Vdd	V	VDD = 4.5V to 5.5V, otherwise	
			0.25 VDD + 0.8		Vdd			
D041		with Schmitt Trigger input	0.8 VDD		Vdd			
D042		MCLR RA4/T0CKI	0.8 Vdd	—	Vdd	V		
D043		OSC1 (XT, HS and LP)	0.7 Vdd	—	Vdd	V		
D043A		OSC1 (in RC mode)	0.9 VDD				(Note 1)	
D070	IPURB	PORTB Weak Pull-up Current	50	200	400	μA	VDD = 5.0V, VPIN = VSS	
	lı∟	Input Leakage Current ^(2, 3)						
		I/O ports (except PORTA)			±1.0	μA	Vss \leq VPIN \leq VDD, pin at hi-impedance	
D060		PORTA	—	—	±0.5	μA	Vss \leq VPIN \leq VDD, pin at hi-impedance	
D061		RA4/T0CKI	—	_	±1.0	μA	$Vss \le VPIN \le VDD$	
D063		OSC1, MCLR	_	—	±5.0	μA	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration	
	Vol	Output Low Voltage						
D080		I/O ports	_	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40° to +85°C	
			_	—	0.6	V	IOL = 7.0 mA, VDD = 4.5V, +125°C	
D083		OSC2/CLKOUT (RC only)	_	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40° to +85°C	
					0.6	V	IOL = 1.2 mA, VDD = 4.5V, +125°C	
	Vон	Output High Voltage ⁽³⁾						
D090		I/O ports (except RA4)	VDD-0.7	—	—	V	IOH = -3.0 mA, VDD = 4.5V, -40° to +85°C	
			VDD-0.7	—	—	V	ІОН = -2.5 mA, VDD = 4.5V, +125°C	
D092		OSC2/CLKOUT (RC only)	VDD-0.7	—	—	V	IOH = -1.3 mA, VDD = 4.5V, -40° to +85°C	
			VDD-0.7	_	—	V	Іон = -1.0 mA, Vdd = 4.5V, +125°C	
*D150	Vod	Open Drain High Voltage			8.5	V	RA4 pin	
		Capacitive Loading Specs on Output Pins						
D100	Cosc2	OSC2 pin			15	pF	In XT, HS and LP modes when external clock used to drive OSC1.	
D101	Cio	All I/O pins/OSC2 (in RC mode)			50	pF		
		parameters are characterized but not	<u> </u>	L	~~	۳.		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:


OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD, MCLR = VDD; WDT enabled/disabled as specified.
 The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in bi-impedance state and tied to VDD or VSS.


mode, with all I/O pins in hi-impedance state and tied to VDD or VSs.
For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/ 2REXT (mA) with REXT in kΩ.

5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.


6: Commercial temperature range only.

7: See Section 12.1 and Section 12.3 for 16C62X and 16CR62X devices for operation between 20 MHz and 40 MHz for valid modified characteristics.





18-Lead Plastic Dual In-line (P) – 300 mil (PDIP)



		INCHES*		MILLIMETERS			
Dimension	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		18			18	
Pitch	р		.100			2.54	
Top to Seating Plane	А	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.890	.898	.905	22.61	22.80	22.99
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom		5	10	15	5	10	15

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-007

NOTES:

INDEX

Α	
ADDLW Instruction	63
ADDWF Instruction	63
ANDLW Instruction	63
ANDWF Instruction	63
Architectural Overview	9
Assembler	
MPASM Assembler	75
В	

8	
BCF Instruction	64
Block Diagram	
TIMER0	
TMR0/WDT PRESCALER	
Brown-Out Detect (BOD)	50
BSF Instruction	
BTFSC Instruction	64
BTFSS Instruction	65
С	
C Compilers	
MPLAB C17	
MPLAB C18	
MPLAB C30	
CALL Instruction	65
Clocking Scheme/Instruction Cycle	
CLRF Instruction	
CLRW Instruction	
CLRWDT Instruction	

C Compilers	
MPLAB C17	76
MPLAB C18	76
MPLAB C30	
CALL Instruction	
Clocking Scheme/Instruction Cycle	12
CLRF Instruction	65
CLRW Instruction	
CLRWDT Instruction	
Code Protection	60
COMF Instruction	
Comparator Configuration	
Comparator Interrupts	
Comparator Module	
Comparator Operation	
Comparator Reference	
Configuration Bits	
Configuring the Voltage Reference	
Crystal Operation	

D

Data Memory Organization14
DC Characteristics
PIC16C717/770/771 88, 89, 90, 91, 96, 97, 98
DECF Instruction
DECFSZ Instruction
Demonstration Boards
PICDEM 1
PICDEM 17
PICDEM 18R PIC18C601/80179
PICDEM 2 Plus78
PICDEM 3 PIC16C92X
PICDEM 4
PICDEM LIN PIC16C43X79
PICDEM USB PIC16C7X579
PICDEM.net Internet/Ethernet
Development Support75
E
Errata
Evaluation and Programming Tools
External Crystal Oscillator Circuit
G
General purpose Register File
GOTO Instruction

I	
I/O Ports	
I/O Programming Considerations	
ID Locations	
INCF Instruction	
INCFSZ Instruction In-Circuit Serial Programming	
Indirect Addressing, INDF and FSR Registers	
Instruction Flow/Pipelining	
Instruction Set	. –
ADDLW	63
ADDWF	
ANDLW	
ANDWF	
BCF	
BSF BTFSC	
BTFSS	
CALL	
CLRF	
CLRW	66
CLRWDT	66
COMF	
DECF	
DECFSZ	
GOTO	
INCFINCFSZ	
INCI SZ	
IORWF	
MOVF	
MOVLW	68
MOVWF	69
NOP	
OPTION	
RETFIE	
RETLW RETURN	
RLF	
RRF	
SLEEP	
SUBLW	
SUBWF	72
SWAPF	73
TRIS	
XORLW	
XORWF	
Instruction Set Summary INT Interrupt	
INTCON Register	
Interrupts	
IORLW Instruction	
IORWF Instruction	
Μ	
MOVF Instruction	69
MOVLW Instruction	
MOVWF Instruction	69
MPLAB ASM30 Assembler, Linker, Librarian	76
MPLAB ICD 2 In-Circuit Debugger	
MPLAB ICE 2000 High Performance Universal	
In-Circuit Emulator	77
MPLAB ICE 4000 High Performance Universal	77
In-Circuit Emulator MPLAB Integrated Development Environment Software	
MPLINK Object Linker/MPLIB Object Librarian	

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Device Frequency Range Temperature Range Device PIC16C62X: VDD range 3.0 PIC16C62XT: VDD range 3.0 PIC16C62XX: VDD range 3.0 PIC16C622XI: VDD range 3.0 PIC16LC62XX: VDD range 3.0 PIC16C622XI: VDD range 3.0 PIC16C7620A: VDD range 3.0 PIC16C	<u>/XX</u>	<u>ka xxx</u>	Examples:
$\begin{array}{rcl} \mbox{PiC16C62XT: VDD range 3} \\ \mbox{PiC16C62XA: VDD range 3} \\ \mbox{PiC16C62XA: VDD range 2} \\ \mbox{PiC16LC62XT: VDD range 2} \\ \mbox{PiC16LC62XA: VDD range 2} \\ \mbox{PiC16LC620A: VDD range 2} \\ \mbox{PiC16CR620A: VDD range 2} \\ \mbox{PiC16LC620A: VDD range 2} \\ $	Package	kage Pattern	 a) PIC16C621A - 04/P 301 = Commercial temp., PDIP package, 4 MHz, normal VDD limits, QTP pattern #301.
04 4 MHz (XT and RC os 20 20 20 MHz (HS osc) Temperature Range - I -40°C to +70°C I -40°C to +85°C E -40°C to +125°C Package P Package P SO = SO = SO = SO = SOP (Gull Wing SS = SOP (209 mil) =	0V to 6.0V (Tap .0V to 5.5V 3.0V to 5.5V (Ta 5.5V to 6.0V 2.5V to 6.0V (Ta 2.5V to 5.5V 2.5V to 5.5V (Ta 2.5V to 5.5V (Ta 2.5V to 5.5V) 2.5V to 5.5V (Ta 2.5V to 5.5V)	.0V (Tape and Reel) .5V 5.5V (Tape and Reel) .0V 6.0V (Tape and Reel) 5.5V 5.5V (Tape and Reel) 5.5V 5.5V (Tape and Reel) 0.5.5V	b) PIC16LC622-04I/SO = Industrial temp., SOIC package, 200 kHz, extended VDD limits.
Package P = PDIP SO = SOIC (Gull Wing SS = SSOP (209 mil)	c)		
SO = SOIC (Gull Wing SS = SSOP (209 mil)			
		nil body)	
Pattern 3-Digit Pattern Code for QT	P (blank otherw	k otherwise)	

* JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type.

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.