

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E-XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c622a-20i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16C62X family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16C62X uses a Harvard architecture, in which, program and data are accessed from separate memories using separate busses. This improves bandwidth over traditional von Neumann architecture, where program and data are fetched from the same memory. Separating program and data memory further allows instructions to be sized differently than 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (35) execute in a single cycle (200 ns @ 20 MHz) except for program branches.

The PIC16C620(A) and PIC16CR620A address 512 x 14 on-chip program memory. The PIC16C621(A) addresses  $1K \times 14$  program memory. The PIC16C622(A) addresses  $2K \times 14$  program memory. All program memory is internal.

The PIC16C62X can directly or indirectly address its register files or data memory. All special function registers including the program counter are mapped in the data memory. The PIC16C62X has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any Addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16C62X simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC16C62X devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a Borrow and Digit Borrow out bit, respectively, bit in subtraction. See the SUBLW and SUBWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with a description of the device pins in Table 3-1.

#### 4.2.2.1 STATUS Register

The STATUS register, shown in Register 4-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000uuluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any STATUS bit. For other instructions not affecting any STATUS bits, see the "Instruction Set Summary".

- Note 1: The IRP and RP1 bits (STATUS<7:6>) are not used by the PIC16C62X and should be programmed as '0'. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
  - 2: The <u>C and DC bits</u> operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

#### REGISTER 4-1: STATUS REGISTER (ADDRESS 03H OR 83H)

Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x		
IRP	RP1	RP0	TO	PD	Z	DC	С		
bit 7	•						bit 0		
IRP: Register Bank Select bit (used for indirect addressing)									
1 = Bank 2	2, 3 (100h - 1F	FFh)							
0 = Bank ( The IRP hi	), 1 (UUN - FFI it is reserved	n) on the PIC:	16C62X alw	/avs maintai	in this hit cle	ar			
RP<1·0>	Register Banl	C Select hits	s (used for c	lirect addres	sina)				
01 = Bank	1 (80h - FFh	)			Joinig)				
00 = Bank	0 (00h - 7Fh)	)							
Each bank	is 128 bytes.	The RP1 b	oit is reserve	ed on the Pl	C16C62X; a	lways maint	ain this bit		
clear.									
IU: Time-o			tion of at t	I Dinatruati	<b>~</b> ~				
1 = Alter p 0 = A WD1	ower-up, сък Г time-out осо	curred		EP Instructi	on				
PD: Power	r-down bit								
1 = After p	ower-up or by	/ the CLRWI	DT instructio	n					
0 = By exe	ecution of the	SLEEP inst	ruction						
Z: Zero bit									
1 = The re	sult of an ariti	hmetic or lo	gic operatio	n is zero	<b>`</b>				
	suit of an and				) instructions	)(for borrow)	the polarity		
is reversed	any/bonow b 1)	IL (ADDWF ,	ADDLW, SU	вым, зовиг	Instructions		the polarity		
1 = A carry	/-out from the	4th low or	der bit of the	result occu	rred				
0 <b>= No car</b>	ry-out from th	e 4th low o	rder bit of th	ie result					
C: Carry/b	orrow bit (ADI	DWF, ADDI	W,SUBLW,S	SUBWF instr	uctions)				
1 = A carry	/-out from the	Most Signi	ficant bit of	the result of	ccurred				
0 = No car	ry-out from th	ie Most Sig	nificant dit o		occurrea	مرامي مراما			
Note:	complement	of the seco	s reversed. nd operand	For rotate	ON IS EXECUT	) instruction	s this bit is		
	loaded with e	ither the high	gh or low or	der bit of the	e source reg	ister.	o, and bit lo		
Legend:									
R = Reada	able bit	VV = VV	ritable bit	U = Unin	nplemented	bit, read as	'0'		
- n = Value	e at POR	'1' = Bi	t is set	'0' = Bit i	s cleared	x = Bit is u	nknown		
	Reserved           IRP           bit 7           IRP: Regis           1 = Bank 2           0 = Bank 0           The IRP bit           RP<1:0>:           01 = Bank 0           RP<1:0>:           01 = Bank 0           Bank 0           RP<1:0>:           01 = Bank 0           RP<1:0>:           01 = Bank 0           RP<1:0>:           0 = Bank 0           I = After p           0 = A WD1           PD: Power           1 = After p           0 = By exee           Z: Zero bit           1 = The re           0 = The re           DC: Digit c           is reversed           1 = A carry           0 = No car           C: Carry/b           1 = A carry           0 = No car           Note:           Legend:           R = Reada           - n = Value	ReservedReservedIRPRP1bit 7IRP: Register Bank Sele1 = Bank 2, 3 (100h - 1f0 = Bank 0, 1 (00h - FFIThe IRP bit is reservedRP<1:0>: Register Bank01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes.clear.TO: Time-out bit1 = After power-up, CLR0 = A WDT time-out occPD: Power-down bit1 = After power-up or by0 = By execution of theZ: Zero bit1 = The result of an arith0 = The result of an arith0 = The result of an arith0 = No carry-out from the0 = No carry-out from the1 = A carry-out from the0 = No carry-out from the0 = No carry-out from the1 = A carry-out from the0 = No carry-out from the0 = No carry-out from the0 = No carry-out from the1 = A carry-out from the1 = A carry-out from the<	ReservedRevolR/W-0IRPRP1RP0bit 7IRP: Register Bank Select bit (used1 = Bank 2, 3 (100h - 1FFh)0 = Bank 0, 1 (00h - FFh)The IRP bit is reserved on the PIC? <b>RP&lt;1:0&gt;</b> : Register Bank Select bits01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes. The RP1 bitclear. <b>TO</b> : Time-out bit1 = After power-up, CLRWDT instruct0 = A WDT time-out occurred <b>PD</b> : Power-down bit1 = After power-up or by the CLRWD0 = By execution of the SLEEP inst <b>Z</b> : Zero bit1 = The result of an arithmetic or lo0 = The result of an arithmetic or lo0 = The result of an arithmetic or lo0 = C: Digit carry/borrow bit (ADDWF, is reversed)1 = A carry-out from the 4th low or0 = No carry-out from the Most Signi0 = No carry-out from the Most Signi <td>ReservedR/W-0R-1IRPRP1RP0TObit 7IRP: Register Bank Select bit (used for indirect1 = Bank 2, 3 (100h - 1FFh)0 = Bank 0, 1 (00h - FFh)The IRP bit is reserved on the PIC16C62X; alwRP&lt;1:0&gt;: Register Bank Select bits (used for d)01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes. The RP1 bit is reservedclear.TO: Time-out bit1 = After power-up, CLRWDT instruction, or SLE0 = A WDT time-out occurredPD: Power-down bit1 = After power-up or by the CLRWDT instructio0 = By execution of the SLEEP instructionZ: Zero bit1 = The result of an arithmetic or logic operatio0 = C: Digit carry/borrow bit (ADDWF, ADDLW, SUD)is reversed)1 = A carry-out from the 4th low order bit of the0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-</td> <td>Reserved       Revol       R-1       R-1       R-1         IRP       RP1       RP0       TO       PD         bit 7         IRP: Register Bank Select bit (used for indirect addressing 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh)         The IRP bit is reserved on the PIC16C62X; always maintait         RP&lt;1:0&gt;: Register Bank Select bits (used for direct address 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh)         Each bank is 128 bytes. The RP1 bit is reserved on the PIC clear.         TO:       Time-out bit         1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred         PD:       Power-down bit         1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction         2: Zero bit       1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero         DC:       Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF is reversed)         1 = A carry-out from the 4th low order bit of the result occur 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 =</td> <td>Reserved         Reserved         R/W-0         R-1         R-1         R/W-x           IRP         RP1         RP0         TO         PD         Z           bit 7         IRP: Register Bank Select bit (used for indirect addressing)         1         = Bank 2, 3 (100h - 1FFh)         0         = Bank 0, 1 (00h - FFh)           The IRP bit is reserved on the PIC16C62X; always maintain this bit cle         RP&lt;1:0&gt;: Register Bank Select bits (used for direct addressing)           01 = Bank 1 (80h - FFh)         0         = Bank 0 (00h - 7Fh)         Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; a clear.           TO: Time-out bit         1         = After power-up, CLRWDT instruction, or SLEEP instruction         0           0 = A WDT time-out occurred         PD: Power-down bit         1         = After power-up or by the CLRWDT instruction           0 = By execution of the SLEEP instruction         2         Zero bit         1         = The result of an arithmetic or logic operation is zero           0 = The result of an arithmetic or logic operation is not zero         DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)           1 = A carry-out from the 4th low order bit of the result         C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)           1 = A carry-out from the Most Significant bit of the result occurred         0 = No carry-out from the Most Significant bit of the result occurred</td> <td>Reserved       Reserved       R/W-0       R-1       R-1       R/W-x       R/W-x         IRP       RP1       RP0       TO       PD       Z       DC         bit 7         IRP: Register Bank Select bit (used for indirect addressing)       1       Bank 2, 3 (100h - 1FFh)         0       Bank 0, 1 (00h - FFh)       The IRP bit is reserved on the PIC16C62X; always maintain this bit clear.         RP&lt;1:0&gt;: Register Bank Select bits (used for direct addressing)       01       = Bank 1 (80h - FFh)         00       Bank 0 (00h - 7Fh)       Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; always maintain thicear.         TO: Time-out bit       1       After power-up, CLRWDT instruction, or SLEEP instruction       0         0       = A WDT time-out occurred       PD: Power-down bit       1         1 = After power-up or by the CLRWDT instruction       0       = By execution of the SLEEP instruction         2: Zero bit       1       The result of an arithmetic or logic operation is zero       0         1 = The result of an arithmetic or logic operation is not zero       DC       DC         D: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(for borrow is reversed)       1       A carry-out from the 4th low order bit of the result occurred         0 = No carry-out from the Most Significant bit of the result occurred</td>	ReservedR/W-0R-1IRPRP1RP0TObit 7IRP: Register Bank Select bit (used for indirect1 = Bank 2, 3 (100h - 1FFh)0 = Bank 0, 1 (00h - FFh)The IRP bit is reserved on the PIC16C62X; alwRP<1:0>: Register Bank Select bits (used for d)01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes. The RP1 bit is reservedclear.TO: Time-out bit1 = After power-up, CLRWDT instruction, or SLE0 = A WDT time-out occurredPD: Power-down bit1 = After power-up or by the CLRWDT instructio0 = By execution of the SLEEP instructionZ: Zero bit1 = The result of an arithmetic or logic operatio0 = C: Digit carry/borrow bit (ADDWF, ADDLW, SUD)is reversed)1 = A carry-out from the 4th low order bit of the0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-	Reserved       Revol       R-1       R-1       R-1         IRP       RP1       RP0       TO       PD         bit 7         IRP: Register Bank Select bit (used for indirect addressing 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh)         The IRP bit is reserved on the PIC16C62X; always maintait         RP<1:0>: Register Bank Select bits (used for direct address 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh)         Each bank is 128 bytes. The RP1 bit is reserved on the PIC clear.         TO:       Time-out bit         1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred         PD:       Power-down bit         1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction         2: Zero bit       1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero         DC:       Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF is reversed)         1 = A carry-out from the 4th low order bit of the result occur 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 =	Reserved         Reserved         R/W-0         R-1         R-1         R/W-x           IRP         RP1         RP0         TO         PD         Z           bit 7         IRP: Register Bank Select bit (used for indirect addressing)         1         = Bank 2, 3 (100h - 1FFh)         0         = Bank 0, 1 (00h - FFh)           The IRP bit is reserved on the PIC16C62X; always maintain this bit cle         RP<1:0>: Register Bank Select bits (used for direct addressing)           01 = Bank 1 (80h - FFh)         0         = Bank 0 (00h - 7Fh)         Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; a clear.           TO: Time-out bit         1         = After power-up, CLRWDT instruction, or SLEEP instruction         0           0 = A WDT time-out occurred         PD: Power-down bit         1         = After power-up or by the CLRWDT instruction           0 = By execution of the SLEEP instruction         2         Zero bit         1         = The result of an arithmetic or logic operation is zero           0 = The result of an arithmetic or logic operation is not zero         DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)           1 = A carry-out from the 4th low order bit of the result         C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)           1 = A carry-out from the Most Significant bit of the result occurred         0 = No carry-out from the Most Significant bit of the result occurred	Reserved       Reserved       R/W-0       R-1       R-1       R/W-x       R/W-x         IRP       RP1       RP0       TO       PD       Z       DC         bit 7         IRP: Register Bank Select bit (used for indirect addressing)       1       Bank 2, 3 (100h - 1FFh)         0       Bank 0, 1 (00h - FFh)       The IRP bit is reserved on the PIC16C62X; always maintain this bit clear.         RP<1:0>: Register Bank Select bits (used for direct addressing)       01       = Bank 1 (80h - FFh)         00       Bank 0 (00h - 7Fh)       Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; always maintain thicear.         TO: Time-out bit       1       After power-up, CLRWDT instruction, or SLEEP instruction       0         0       = A WDT time-out occurred       PD: Power-down bit       1         1 = After power-up or by the CLRWDT instruction       0       = By execution of the SLEEP instruction         2: Zero bit       1       The result of an arithmetic or logic operation is zero       0         1 = The result of an arithmetic or logic operation is not zero       DC       DC         D: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(for borrow is reversed)       1       A carry-out from the 4th low order bit of the result occurred         0 = No carry-out from the Most Significant bit of the result occurred		

# 4.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any RESET, the PC is cleared. Figure 4-8 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0>  $\rightarrow$  PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3>  $\rightarrow$  PCH).

#### FIGURE 4-8: LOADING OF PC IN DIFFERENT SITUATIONS



# 4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note, *"Implementing a Table Read"* (AN556).

# 4.3.2 STACK

The PIC16C62X family has an 8-level deep x 13-bit wide hardware stack (Figure 4-2 and Figure 4-3). The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no STATUS bits to indicate stack overflow or stack underflow conditions.
  - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt address.

# 5.0 I/O PORTS

The PIC16C62X have two ports, PORTA and PORTB. Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

## 5.1 PORTA and TRISA Registers

PORTA is a 5-bit wide latch. RA4 is a Schmitt Trigger input and an open drain output. Port RA4 is multiplexed with the T0CKI clock input. All other RA port pins have Schmitt Trigger input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers), which can configure these pins as input or output.

A '1' in the TRISA register puts the corresponding output driver in a Hi-impedance mode. A '0' in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

The PORTA pins are multiplexed with comparator and voltage reference functions. The operation of these pins are selected by control bits in the CMCON (comparator control register) register and the VRCON (voltage reference control register) register. When selected as a comparator input, these pins will read as '0's.

#### FIGURE 5-1: BLOCK DIAGRAM OF RA1:RA0 PINS



Note:	On RESET, the TRISA register is set to all
	inputs. The digital inputs are disabled and
	the comparator inputs are forced to ground
	to reduce excess current consumption.

TRISA controls the direction of the RA pins, even when they are being used as comparator inputs. The user must make sure to keep the pins configured as inputs when using them as comparator inputs.

The RA2 pin will also function as the output for the voltage reference. When in this mode, the VREF pin is a very high impedance output and must be buffered prior to any external load. The user must configure TRISA<2> bit as an input and use high impedance loads.

In one of the Comparator modes defined by the CMCON register, pins RA3 and RA4 become outputs of the comparators. The TRISA<4:3> bits must be cleared to enable outputs to use this function.

#### EXAMPLE 5-1: INITIALIZING PORTA

CLRF	PORTA	;Initialize PORTA by setting ;output data latches
MOVLW	0X07	;Turn comparators off and
MOVWF	CMCON	;enable pins for I/O ;functions
BSF	STATUS, RPO	;Select Bank1
MOVLW	0x1F	;Value used to initialize
		;data direction
MOVWF	TRISA	;Set RA<4:0> as inputs
		;TRISA<7:5> are always
		;read as '0'.

## FIGURE 5-2: BLOCK DIAGRAM OF RA2 PIN



## 7.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise the maximum delay of the comparators should be used (Table 12-2).

## 7.5 Comparator Outputs

The comparator outputs are read through the CMCON register. These bits are read only. The comparator outputs may also be directly output to the RA3 and RA4 I/O pins. When the CM<2:0> = 110, multiplexors in the output path of the RA3 and RA4 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 7-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/ disable for the RA3 and RA4 pins while in this mode.

- Note 1: When reading the PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
  - 2: Analog levels on any pin that is defined as a digital input may cause the input buffer to consume more current than is specified.

#### FIGURE 7-3: COMPARATOR OUTPUT BLOCK DIAGRAM



#### EXAMPLE 8-1: VOLTAGE REFERENCE CONFIGURATION

MOVLW	0x02	; 4 Inputs Muxed
MOVWF	CMCON	; to 2 comps.
BSF	STATUS, RPO	; go to Bank 1
MOVLW	0x0F	; RA3-RA0 are
MOVWF	TRISA	; inputs
MOVLW	0xA6	; enable VREF
MOVWF	VRCON	; low range
		; set VR<3:0>=6
BCF	STATUS, RPO	; go to Bank O
CALL	DELAY10	; 10µs delay

## 8.2 Voltage Reference Accuracy/Error

The full range of VSS to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 8-1) keep VREF from approaching VSS or VDD. The voltage reference is VDD derived and therefore, the VREF output changes with fluctuations in VDD. The tested absolute accuracy of the voltage reference can be found in Table 12-2.

# 8.3 Operation During SLEEP

When the device wakes up from SLEEP through an interrupt or a Watchdog Timer time-out, the contents of the VRCON register are not affected. To minimize current consumption in SLEEP mode, the voltage reference should be disabled.

# 8.4 Effects of a RESET

A device RESET disables the voltage reference by clearing bit VREN (VRCON<7>). This reset also disconnects the reference from the RA2 pin by clearing bit VROE (VRCON<6>) and selects the high voltage range by clearing bit VRR (VRCON<5>). The VREF value select bits, VRCON<3:0>, are also cleared.

# 8.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RA2 pin if the TRISA<2> bit is set and the VROE bit, VRCON<6>, is set. Enabling the voltage reference output onto the RA2 pin with an input signal present will increase current consumption. Connecting RA2 as a digital output with VREF enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited drive capability, a buffer must be used in conjunction with the voltage reference output for external connections to VREF. Figure 8-2 shows an example buffering technique.

# FIGURE 8-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE

#### TABLE 8-1: REGISTERS ASSOCIATED WITH VOLTAGE REFERENCE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value On POR	Value On All Other RESETS
9Fh	VRCON	VREN	VROE	VRR		VR3	VR2	VR1	VR0	000- 0000	000- 0000
1Fh	CMCON	C2OUT	C10UT	_	-	CIS	CM2	CM1	CM0	00 0000	00 0000
85h	TRISA	_	_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

**Note:** - = Unimplemented, read as "0"

### 9.2 Oscillator Configurations

#### 9.2.1 OSCILLATOR TYPES

The PIC16C62X devices can be operated in four different oscillator options. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

# 9.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (Figure 9-1). The PIC16C62X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1 pin (Figure 9-2).

#### FIGURE 9-1: CRYSTAL OPERATION (OR CERAMIC RESONATOR) (HS, XT OR LP OSC CONFIGURATION)



See Table 9-1 and Table 9-2 for recommended values of C1 and C2.

**Note:** A series resistor may be required for AT strip cut crystals.

### FIGURE 9-2: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC



# TABLE 9-1:CAPACITOR SELECTION FOR<br/>CERAMIC RESONATORS

R	~[]					
Mode	Freq	OSC1(C1)	<b>OSC2(C2)</b>			
ХТ	455 kHz 2.0 MHz 4.0 MHz	22 - 100 pF 15 - 68 pF 15 - 68 pF	82 - 100 pF 15 - 68 pF 15 - 68 pF			
HS	8.0 MHz 16.0 MHz 🔨	10-68 bF 10-22 pF	10 - 68 pF 10 - 22 pF			
Higher capacitance increases the stability of the oscil- lator but also increases the start-up time. These walkes are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.						

#### TABLE 9-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Mode	Freq	OSC1(C1)	OSC2(C2)		
LP	32 kHz	68 - 100 pF	68 - 100 pF		
	200 kHz	15 - 30 pF	15 - 30 pF		
хт	100 kHz	68 - 150 pF	150 - 300 pF		
	2 MHz	15 - 30 pF	15 - 30 pF		
	4 MHz	15 - 30 pF	15 - 30 pF		
HS	8 MHz	15-30 pF	<sup>V</sup> 15 - 30 pF		
	10 MHz	15-30 pF	15 - 30 pF		
	20 MHz 🔨	15-30 pF	15 - 30 pF		
Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components.					

### 9.4 Power-on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST) and Brown-out Reset (BOR)

#### 9.4.1 POWER-ON RESET (POR)

The on-chip POR circuit holds the chip in RESET until VDD has reached a high enough level for proper operation. To take advantage of the POR, just tie the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See Electrical Specifications for details.

The POR circuit does not produce an internal RESET when VDD declines.

When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.

For additional information, refer to Application Note AN607, "Power-up Trouble Shooting".

#### 9.4.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms (nominal) time-out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A configuration bit, PWRTE can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should always be enabled when Brown-out Reset is enabled.

The Power-up Time delay will vary from chip-to-chip and due to VDD, temperature and process variation. See DC parameters for details.

#### 9.4.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-Up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

#### 9.4.4 BROWN-OUT RESET (BOR)

The PIC16C62X members have on-chip Brown-out Reset circuitry. A configuration bit, BODEN, can disable (if clear/programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below 4.0V refer to VBOR parameter D005 (VBOR) for greater than parameter (TBOR) in Table 12-5. The brown-out situation will RESET the chip. A RESET won't occur if VDD falls below 4.0V for less than parameter (TBOR).

On any RESET (Power-on, Brown-out, Watchdog, etc.) the chip will remain in RESET until VDD rises above BVDD. The Power-up Timer will now be invoked and will keep the chip in RESET an additional 72 ms.

If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above BVDD, the Power-Up Timer will execute a 72 ms RESET. The Power-up Timer should always be enabled when Brown-out Reset is enabled. Figure 9-7 shows typical Brown-out situations.



#### FIGURE 9-7: BROWN-OUT SITUATIONS

#### TABLE 9-4: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during SLEEP	000h	0001 0uuu	uu
WDT Reset	000h	0000 uuuu	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	000x xuuu	u0
Interrupt Wake-up from SLEEP	PC + 1 <sup>(1)</sup>	uuul 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

**Note 1:** When the wake-up is due to an interrupt and global enable bit, GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC+1.

Register	Address	Power-on Reset	MCLR Reset during normal operation     MCLR Reset during SLEEP     WDT Reset     Brown-out Reset <sup>(1)</sup>	<ul> <li>Wake-up from SLEEP through interrupt</li> <li>Wake-up from SLEEP through WDT time-out</li> </ul>
W		****		1111111 1111111
INDF	00h		_	_
TMR0	01h	xxxx xxxx	<u>uuuu</u> uuuu	<u>uuuu</u> uuuu
PCL	02h	0000 0000	0000 0000	PC + 1 <sup>(3)</sup>
STATUS	03h	0001 1xxx	000q quuu <sup>(4)</sup>	uuuq quuu <sup>(4)</sup>
FSR	04h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA	05h	x xxxx	u uuuu	u uuuu
PORTB	06h	xxxx xxxx	uuuu uuuu	uuuu uuuu
CMCON	1Fh	00 0000	00 0000	uu uuuu
PCLATH	0Ah	0 0000	0 0000	u uuuu
INTCON	0Bh	0000 000x	0000 000u	uuuu uqqq <sup>(2)</sup>
PIR1	0Ch	-0	-0	-q (2,5)
OPTION	81h	1111 1111	1111 1111	սսսս սսսս
TRISA	85h	1 1111	1 1111	u uuuu
TRISB	86h	1111 1111	1111 1111	սսսս սսսս
PIE1	8Ch	-0	-0	-u
PCON	8Eh	0x	uq <sup>(1,6)</sup>	uu
VRCON	9Fh	000- 0000	000- 0000	uuu- uuuu

#### TABLE 9-5: INITIALIZATION CONDITION FOR REGISTERS

 $\label{eq:legend: u = unchanged, x = unknown, - = unimplemented bit, reads as `0', q = value depends on condition.$ 

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 9-4 for RESET value for specific condition.

5: If wake-up was due to comparator input changing, then bit 6 = 1. All other interrupts generating a wake-up will cause bit 6 = u.

**6:** If RESET was due to brown-out, then bit 0 = 0. All other RESETS will cause bit 0 = u.

### 9.5 Interrupts

The PIC16C62X has 4 sources of interrupt:

- External interrupt RB0/INT
- TMR0 overflow interrupt
- PORTB change interrupts (pins RB<7:4>)
- · Comparator interrupt

The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register. GIE is cleared on RESET.

The "return from interrupt" instruction, RETFIE, exits interrupt routine, as well as sets the GIE bit, which reenable RB0/INT interrupts.

The INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flag is contained in the special register PIR1. The corresponding interrupt enable bit is contained in special registers PIE1.

When an interrupt is responded to, the GIE is cleared to disable any further interrupt, the return address is pushed into the stack and the PC is loaded with 0004h.

FIGURE 9-15: INTERRUPT LOGIC

Once in the interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid RB0/ INT recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 9-16). The latency is the same for one or two cycle instructions. Once in the interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

- Note 1: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.
  - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The CPU will execute a NOP in the cycle immediately following the instruction which clears the GIE bit. The interrupts which were ignored are still pending to be serviced when the GIE bit is set again.



# **10.0 INSTRUCTION SET SUMMARY**

Each PIC16C62X instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16C62X instruction set summary in Table 10-2 lists **byte-oriented**, **bitoriented**, and **literal and control** operations. Table 10-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

#### TABLE 10-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
PCLAT H	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
то	Time-out bit
PD	Power-down bit
dest	Destination either the W register or the specified register file location
[]	Options
()	Contents
$\rightarrow$	Assigned to
<>	Register bit field
∈	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- · Byte-oriented operations
- **Bit-oriented** operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s.

Table 10-1 lists the instructions recognized by the MPASM  $^{\rm TM}$  assembler.

Figure 10-1 shows the three general formats that the instructions can have.

Note:	To maintain upward compatibility with	1						
	future PICmicro® products, do not use the							
	OPTION and TRIS instructions.							

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

# FIGURE 10-1: GENERAL FORMAT FOR INSTRUCTIONS



# PIC16C62X

RETFIE	Return from Interrupt					
Syntax:	[ label ]	RETFIE	-			
Operands:	None					
Operation:	$\begin{array}{l} TOS \to F \\ 1 \to GIE \end{array}$	PC,				
Status Affected:	None					
Encoding:	00	0000	0000	1001		
Description:	Return fro POPed a loaded in enabled b Interrupt (INTCON instructio	om Intern nd Top o the PC. by setting Enable b I<7>). Th n.	rupt. Stac f Stack (T Interrupts g Global bit, GIE iis is a two	k is OS) is s are o-cycle		
Words:	1					
Cycles:	2					
Example	RETFIE					
	After Inte	rrupt PC = GIE =	TOS 1			

RETLW	Return with Literal in W
Syntax:	[ <i>label</i> ] RETLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W);$ TOS $\rightarrow$ PC
Status Affected:	None
Encoding:	11 01xx kkkk kkkk
Description:	The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.
Words:	1
Cycles:	2
Example	CALL TABLE;W contains table
TABLE	;offset value ;W now has table value ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ;
	• • RETLW kn ; End of table
	W = 0x07 After Instruction $W = value of k8$
RETURN	Return from Subroutine
Syntax:	[label] RETURN
Operands:	None
Operation:	$TOS \rightarrow PC$
Status Affected:	None
Encoding:	00 0000 0000 1000
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.
Words:	1
Cycles:	2
Example	RETURN
	After Interrupt PC = TOS

SUBLW	Subtract W from Literal	SUBWF	Subtract W from f			
Syntax:	[ <i>label</i> ] SUBLW k	Syntax:	[ <i>label</i> ] SUBWF f,d			
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 127$			
Operation:	Operation: $k - (W) \rightarrow (W)$		d ∈ [0,1]			
Status Affected:	C, DC, Z	Operation: Status	(f) - (W) $\rightarrow$ (dest) C, DC, Z			
Encoding:	11 110x kkkk kkkk	Affected:				
Description:	The W register is subtracted (2's complement method) from the eight bit literal 'k'. The result is placed in the W register.	Encoding: Description:	000010dfffffffSubtract (2's complement method)W register from register 'f'. If 'd' is 0, the result is stored in the W register.			
Words:	1		register 'f'.			
Cycles:	1	Words:	1			
Example 1:	SUBLW 0x02	Cycles:	1			
	Before Instruction	Example 1:	SUBWF REG1,1			
	W = 1 $C = ?$		Before Instruction			
	After Instruction		REG1= 3			
	W = 1		W = 2 C = ?			
Example 2:	Before Instruction		After Instruction			
Example 2.	W = 2 $C = ?$		REG1= 1 W = 2 C = 1; result is positive			
	After Instruction	Example 2:	Before Instruction			
	W = 0 C = 1; result is zero		REG1= 2 W = 2			
Example 3:	Before Instruction		C = ?			
	W = 3 C = ?		After Instruction REG1= 0			
	After Instruction		W = 2			
	W = 0xFF	Example 3	C = 1; result is zero Before Instruction			
	C – 0, result is negative		REG1= 1 W = 2 C = ?			
			After Instruction			
			REG1= 0xFF W = 2 C = 0; result is negative			

# PIC16C62X





**2**: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.





### 12.2 DC Characteristics: PIC16C62XA-04 (Commercial, Industrial, Extended) PIC16C62XA-20 (Commercial, Industrial, Extended) PIC16LC62XA-04 (Commercial, Industrial, Extended) (CONT.)

PIC16C	62XA		$ \begin{array}{ c c c c c } \hline \textbf{Standard Operating Conditions (unless otherwise stated)} \\ \hline \textbf{Operating temperature} & -40^{\circ}\text{C} & \leq T\text{A} \leq +85^{\circ}\text{C} \text{ for industrial and} \\ & 0^{\circ}\text{C} & \leq T\text{A} \leq +70^{\circ}\text{C} \text{ for commercial ar} \\ & -40^{\circ}\text{C} & \leq T\text{A} \leq +125^{\circ}\text{C} \text{ for extended} \\ \hline \end{array} $					
PIC16L	C62XA		Standard Operating Conditions (unless otherwise stated Operating temperature $-40^{\circ}$ C $\leq TA \leq +85^{\circ}$ C for industrial a $0^{\circ}$ C $0^{\circ}$ C $\leq TA \leq +70^{\circ}$ C for commercial $-40^{\circ}$ C $\leq TA \leq +125^{\circ}$ C for extended				$\begin{array}{ll} \mbox{ditions (unless otherwise stated)} \\ 10^{\circ}C &\leq TA \leq +85^{\circ}C \mbox{ for industrial and} \\ 0^{\circ}C &\leq TA \leq +70^{\circ}C \mbox{ for commercial and} \\ 0^{\circ}C &\leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$	
Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
D010	IDD	Supply Current <sup>(2, 4)</sup>	_	1.2 0.4	2.0 1.2	mA mA	Fosc = 4 MHz, VDD = 5.5V, WDT disabled, XT mode, (Note 4)* Fosc = 4 MHz, VDD = 3.0V, WDT disabled, XT mode (Note 4)*	
				1.0 4.0	2.0 6.0	mA mA	Fosc = 10 MHz, VDD = 3.0V, WDT dis- abled, HS mode, (Note 6) Fosc = 20 MHz, VDD = 4.5V, WDT dis-	
			-	4.0 35	7.0 70	mA μA	abled, HS mode Fosc = 20 MHz, VDD = 5.5V, WDT dis- abled*, HS mode Fosc = 32 kHz, VDD = 3.0V, WDT dis- abled. LP mode	
D010	IDD	Supply Current <sup>(2)</sup>	_	1.2	2.0 1.1	mA mA	Fosc = 4 MHz, VDD = 5.5V, WDT disabled, XT mode, (Note 4)* Fosc = 4 MHz, VDD = 2.5V, WDT disabled, XT mode, (Note 4)	
			_	35	70	μA	Fosc = 32 kHz, VDD = 2.5V, WDT dis- abled, LP mode	
D020	IPD	Power-down Current <sup>(3)</sup>	   		2.2 5.0 9.0 15	μΑ μΑ μΑ μΑ	VDD = 3.0V VDD = 4.5V* VDD = 5.5V VDD = 5.5V Extended Temp.	
D020	IPD	Power-down Current <sup>(3)</sup>	     	 	2.0 2.2 9.0 15	μΑ μΑ μΑ μΑ	VDD = 2.5V VDD = 3.0V* VDD = 5.5V VDD = 5.5V Extended Temp.	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

**3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

## TABLE 12-1: COMPARATOR SPECIFICATIONS

Operating Conditions: VDD range as described in Table 12-1, -40°C<TA<+125°C. Current consumption is specified in Table 12-1.

Characteristics	Sym	Min	Тур	Мах	Units	Comments
Input offset voltage			± 5.0	± 10	mV	
Input common mode voltage		0		Vdd - 1.5	V	
CMRR		+55*			δβ	
Response Time <sup>(1)</sup>			150*	400* 600*	ns ns	PIC16C62X(A) PIC16LC62X
Comparator mode change to output valid				10*	μS	

\* These parameters are characterized but not tested.

**Note 1:** Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

#### TABLE 12-2: VOLTAGE REFERENCE SPECIFICATIONS

Operating Conditions:VDD range as described in Table 12-1, -40°C<TA<+125°C. Current consumption is specified in Table 12-1.

Characteristics	Sym	Min	Тур	Мах	Units	Comments
Resolution			Vdd/24 Vdd/32		LSB LSB	Low Range (VRR=1) High Range (VRR=0)
Absolute Accuracy				<u>+</u> 1/4 <u>+</u> 1/2	LSB LSB	Low Range (VRR=1) High Range (VRR=0)
Unit Resistor Value (R)			2K*		Ω	Figure 8-1
Settling Time <sup>(1)</sup>				10*	μs	
* These parameters are characterize <b>Note 1:</b> Settling time measured w	zed but not hile VRR =	tested. 1 and VR<3	:0> transitio	ons from 0000	) <b>to</b> 1111	

DS30235J-page 102

# 14.0 PACKAGING INFORMATION

18-Lead Ceramic Dual In-line with Window (JW) – 300 mil (CERDIP)



	Units		INCHES*			MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		18			18		
Pitch	р		.100			2.54		
Top to Seating Plane	А	.170	.183	.195	4.32	4.64	4.95	
Ceramic Package Height	A2	.155	.160	.165	3.94	4.06	4.19	
Standoff	A1	.015	.023	.030	0.38	0.57	0.76	
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26	
Ceramic Pkg. Width	E1	.285	.290	.295	7.24	7.37	7.49	
Overall Length	D	.880	.900	.920	22.35	22.86	23.37	
Tip to Seating Plane	L	.125	.138	.150	3.18	3.49	3.81	
Lead Thickness	С	.008	.010	.012	0.20	0.25	0.30	
Upper Lead Width	B1	.050	.055	.060	1.27	1.40	1.52	
Lower Lead Width	В	.016	.019	.021	0.41	0.47	0.53	
Overall Row Spacing §	eB	.345	.385	.425	8.76	9.78	10.80	
Window Width	W1	.130	.140	.150	3.30	3.56	3.81	
Window Length	W2	.190	.200	.210	4.83	5.08	5.33	

\* Controlling Parameter
 § Significant Characteristic
 JEDEC Equivalent: MO-036
 Drawing No. C04-010

18-Lead Plastic Dual In-line (P) – 300 mil (PDIP)



	Units		INCHES*		MILLIMETERS		6
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		18			18	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.890	.898	.905	22.61	22.80	22.99
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-007

# INDEX

Α	
ADDLW Instruction	63
ADDWF Instruction	63
ANDLW Instruction	63
ANDWF Instruction	63
Architectural Overview	9
Assembler	
MPASM Assembler	75
В	

8	
BCF Instruction	64
Block Diagram	
TIMER0	
TMR0/WDT PRESCALER	
Brown-Out Detect (BOD)	50
BSF Instruction	64
BTFSC Instruction	64
BTFSS Instruction	65
С	
C Compilers	
MPLAB C17	76
MPLAB C18	76
MPLAB C30	76
CALL Instruction	
Clocking Scheme/Instruction Cycle	
CLRF Instruction	65
CLRW Instruction	
CLRWDT Instruction	
Code Protection	60

C Compilers	
MPLAB C17	76
MPLAB C18	76
MPLAB C30	76
CALL Instruction	65
Clocking Scheme/Instruction Cycle	12
CLRF Instruction	65
CLRW Instruction	
CLRWDT Instruction	66
Code Protection	60
COMF Instruction	
Comparator Configuration	
Comparator Interrupts	41
Comparator Module	
Comparator Operation	
Comparator Reference	
Configuration Bits	
Configuring the Voltage Reference	
Crystal Operation	

# D

Data Memory Organization
DC Characteristics
PIC16C717/770/771
DECF Instruction
DECFSZ Instruction
Demonstration Boards
PICDEM 1
PICDEM 17
PICDEM 18R PIC18C601/80179
PICDEM 2 Plus78
PICDEM 3 PIC16C92X
PICDEM 4
PICDEM LIN PIC16C43X79
PICDEM USB PIC16C7X579
PICDEM.net Internet/Ethernet
Development Support75
E
Errata3
Evaluation and Programming Tools
External Crystal Oscillator Circuit
G
General purpose Register File
GOTO Instruction

I

I/O Ports	25
I/O Programming Considerations	30
ID Locations	60
INCEST Instruction	67 60
In-Circuit Serial Programming	60 60
Indirect Addressing, INDF and FSR Registers	24
Instruction Flow/Pipelining	12
Instruction Set	
ADDLW	63
	63
	63 63
BCF	64
BSF	64
BTFSC	64
BTFSS	65
CALL	65
CLRF	65
	00 66
COME	66 66
DECF	66
DECFSZ	67
GOTO	67
INCF	67
INCFSZ	68
IORLW	68
	68
	69 69
	00 60
NOP	69 69
OPTION	69
RETFIE	70
RETLW	70
RETURN	70
RLF	71
RRF	71
SLEEP	71 72
SUBWE	1 Z 72
SWAPF	73
TRIS	73
XORLW	73
XORWF	73
Instruction Set Summary	61
INT Interrupt	56
INICON Register	20
Interrupts	55 68
IORWE Instruction	68
M	00
IVI	~~
MOVE Instruction	69 60
MOV/WE Instruction	00 69
MPLAB ASM30 Assembler, Linker, Librarian	76
MPLAB ICD 2 In-Circuit Debugger	77
MPLAB ICE 2000 High Performance Universal	
In-Circuit Emulator	77
MPLAB ICE 4000 High Performance Universal	
In-Circuit Emulator	77
MPLAB Integrated Development Environment Software	75 76
INIPLINK ODJECT LINKER/INIPLIB ODJECT LIDRARIAN	10



# WORLDWIDE SALES AND SERVICE

#### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

#### Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

#### Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

#### Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

#### Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

#### Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

#### Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

#### Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

#### Phoenix

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

#### San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

#### Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

#### Australia

Microchip Technology Australia Pty Ltd Marketing Support Division Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599 China - Fuzhou Microchip Technology Consulting (Shanghai)

Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

#### China - Hong Kong SAR

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

#### China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060 **China - Shenzhen** 

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-82966626

#### China - Qingdao

Mm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205 India Microchip Technology Inc. India Liaison Office Marketing Support Division Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

#### Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Microchip Technology (Barbados) Inc., Taiwan Branch 11F-3, No. 207

Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

#### EUROPE

Austria

Microchip Technology Austria GmbH Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Italy Microchip Technology SRL Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611 Fax: 39-0331-466781 United Kingdom Microchip Ltd 505 Eskdale Road

Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

03/25/03