

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c622at-04e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1.0	General Description	. 5
2.0	PIC16C62X Device Varieties	. 7
	Architectural Overview	
	Memory Organization	
5.0	I/O Ports	25
6.0	Timer0 Module	31
7.0	Comparator Module	37
8.0	Voltage Reference Module	43
9.0	Special Features of the CPU	45
10.0	Instruction Set Summary	61
	Development Support	
12.0	Electrical Specifications	81
13.0	Device Characterization Information	09
14.0	Packaging Information 1	13
	Jix A: Enhancements 1	
Append	Jix B: Compatibility	19
Index		21
On-Line	e Support 1	23
System	Is Information and Upgrade Hot Line	23
	Response 1	
Product	t Identification System 1	25

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

		PIC16C620 ⁽³⁾	PIC16C620A ⁽¹⁾⁽⁴⁾	PIC16CR620A ⁽²⁾	PIC16C621 ⁽³⁾	PIC16C621A ⁽¹⁾⁽⁴⁾	PIC16C622 ⁽³⁾	PIC16C622A ⁽¹⁾⁽⁴⁾
Clock	Maximum Frequency of Operation (MHz)	20	40	20	20	40	20	40
Memory	EPROM Program Memory (x14 words)	512	512	512	1K	1K	2К	2К
	Data Memory (bytes)	80	96	96	80	96	128	128
Peripherals	Timer Module(s)	TMR0	TMR0	TMRO	TMR0	TMR0	TMR0	TMR0
	Comparators(s)	2	2	2	2	2	2	2
	Internal Reference Voltage	Yes						
Features	Interrupt Sources	4	4	4	4	4	4	4
	I/O Pins	13	13	13	13	13	13	13
	Voltage Range (Volts)	2.5-6.0	2.7-5.5	2.5-5.5	2.5-6.0	2.7-5.5	2.5-6.0	2.7-5.5
	Brown-out Reset	Yes						
	Packages	18-pin DIP, SOIC; 20-pin SSOP						

TABLE 1-1: PIC16C62X FAMILY OF DEVICES

All PICmicro[®] Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C62X Family devices use serial programming with clock pin RB6 and data pin RB7.

Note 1: If you change from this device to another device, please verify oscillator characteristics in your application.

2: For ROM parts, operation from 2.0V - 2.5V will require the PIC16LCR62XA parts.

3: For OTP parts, operation from 2.5V - 3.0V will require the PIC16LC62X part.

4: For OTP parts, operation from 2.7V - 3.0V will require the PIC16LC62XA part.

3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.

3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





FIGURE 3-2: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



4.2.2.1 STATUS Register

The STATUS register, shown in Register 4-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000uuluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any STATUS bit. For other instructions not affecting any STATUS bits, see the "Instruction Set Summary".

- Note 1: The IRP and RP1 bits (STATUS<7:6>) are not used by the PIC16C62X and should be programmed as '0'. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
 - 2: The <u>C and DC bits</u> operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 4-1: STATUS REGISTER (ADDRESS 03H OR 83H)

	Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x		
	IRP	RP1	RP0	TO	PD	Z	DC	С		
	bit 7							bit 0		
bit 7	-	ter Bank Sel	-	d for indirect	addressing)				
		, 3 (100h - 1 , 1 (00h - FF								
		t is reserved		16C62X; alv	/ays maintai	n this bit cle	ar.			
bit 6-5	RP<1:0>: Register Bank Select bits (used for direct addressing)									
	01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; always maintain this bit clear.									
bit 4		clear. TO: Time-out bit								
		ower-up, CLI	RWDT instruc	ction. or SLE	EP instruction	on				
	0 = A WDT time-out occurred									
bit 3	PD: Power	-down bit								
	1 = After power-up or by the CLRWDT instruction0 = By execution of the SLEEP instruction									
bit 2	Z : Zero bit									
	 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero 									
bit 1		arry/borrow b		• •)(for borrow	the polarity		
	is reversed	-	ζ ,		·					
		-out from the				rred				
		ry-out from th								
bit 0	•	orrow bit (AD								
	•	-out from the ry-out from th	-							
	Note:	For borrow t	he polarity i	s reversed.	A subtraction	on is execut	ed by addin	g the two's		
		complement						s, this bit is		
		loaded with e	either the hig	gh or low or	der bit of the	source reg	ister.			
	Legend:	L. L. 14					hit as a d	0		
	R = Reada			ritable bit		•	bit, read as			
	- n = Value	at POR	1′ = Bi	it is set	'0' = Bit i	scleared	x = Bit is u	nknown		

4.2.2.3 INTCON Register

The INTCON register is a readable and writable register, which contains the various enable and flag bits for all interrupt sources except the comparator module. See Section 4.2.2.4 and Section 4.2.2.5 for a description of the comparator enable and flag bits.

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

E PE Global Internables all un isables all in Peripheral nables all p TMR0 Ove nables the T isables the	N-0 R/W-0 EIE TOIE rrupt Enable bit n-masked interrunts Interrupts Interrupt Enable n-masked periphoreripheral interrupt erflow Interrupt Entrupt TMR0 interrupt	e bit heral interrupt pts	R/W-0 RBIE	R/W-0 T0IF	R/W-0 INTF	R/W-x RBIF bit 0
nables all u isables all in Peripheral nables all u isables all p TMR0 Ove nables the isables the	n-masked interru nterrupts Interrupt Enable n-masked periph peripheral interru rflow Interrupt En TMR0 interrupt	e bit heral interrupt pts	s			bit 0
nables all u isables all in Peripheral nables all u isables all p TMR0 Ove nables the isables the	n-masked interru nterrupts Interrupt Enable n-masked periph peripheral interru rflow Interrupt En TMR0 interrupt	e bit heral interrupt pts	S			
nables all u isables all in Peripheral nables all u isables all p TMR0 Ove nables the isables the	n-masked interru nterrupts Interrupt Enable n-masked periph peripheral interru rflow Interrupt En TMR0 interrupt	e bit heral interrupt pts	S			
sables all in Peripheral nables all un sables all p TMR0 Ove nables the T isables the	nterrupts Interrupt Enable n-masked periph peripheral interru erflow Interrupt Er TMR0 interrupt	e bit heral interrupt pts	s			
nables all u isables all p TMR0 Ove nables the isables the	n-masked periph peripheral interru rflow Interrupt Er TMR0 interrupt	neral interrupt pts	S			
sables all p TMR0 Ove nables the sables the	peripheral interru erflow Interrupt Er TMR0 interrupt	pts	S			
TMR0 Ove nables the sables the	rflow Interrupt Er TMR0 interrupt					
nables the isables the	TMR0 interrupt	nable bit				
sables the						
	I MRU interrupt					
	External Interrupt					
	RB0/INT externa RB0/INT externa					
	hange Interrupt E					
	RB port change i					
	RB port change	•				
TMR0 Ove	rflow Interrupt Fl	ag bit				
MR0 registe	er has overflowed	d (must be cle	eared in soft	ware)		
MR0 registe	er did not overflov	W				
RB0/INT E	xternal Interrupt	Flag bit				
				red in softwa	are)	
RB Port Cl	hange Interrupt F	Flag bit				
'hen at leas		•	-	(must be cle	ared in softw	ware)
	ne RB0/INT ne RB0/INT RB Port C hen at leas	ne RB0/INT external interrune RB0/INT external interrun RB Port Change Interrupt I hen at least one of the RB<	ne RB0/INT external interrupt did not occ RB Port Change Interrupt Flag bit hen at least one of the RB<7:4> pins cha one of the RB<7:4> pins have changed s	ne RB0/INT external interrupt occurred (must be clea ne RB0/INT external interrupt did not occur RB Port Change Interrupt Flag bit hen at least one of the RB<7:4> pins changed state one of the RB<7:4> pins have changed state	ne RB0/INT external interrupt occurred (must be cleared in softwa ne RB0/INT external interrupt did not occur RB Port Change Interrupt Flag bit hen at least one of the RB<7:4> pins changed state (must be cle	ne RB0/INT external interrupt occurred (must be cleared in software) ne RB0/INT external interrupt did not occur RB Port Change Interrupt Flag bit hen at least one of the RB<7:4> pins changed state (must be cleared in softwore) one of the RB<7:4> pins have changed state

REGISTER 4-3:	INTCON REGISTER (ADDRESS 0BH OR 8BH)
---------------	--------------------------------------

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

4.4 Indirect Addressing, INDF and FSR Registers


The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select Register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-9. However, IRP is not used in the PIC16C62X.

A simple program to clear RAM location 20h-7Fh using indirect addressing is shown in Example 4-1.

EXAN	IPLE 4-	1: INC	DIRECT ADDRESSING
	movlw	0x20	;initialize pointer
	movwf	FSR	;to RAM
NEXT	clrf	INDF	;clear INDF register
	incf	FSR	;inc pointer
	btfss	FSR,7	;all done?
	goto	NEXT	;no clear next
			;yes continue
CONTI	NUE:		

FIGURE 4-9: DIRECT/INDIRECT ADDRESSING PIC16C62X



5.0 I/O PORTS

The PIC16C62X have two ports, PORTA and PORTB. Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

5.1 PORTA and TRISA Registers


PORTA is a 5-bit wide latch. RA4 is a Schmitt Trigger input and an open drain output. Port RA4 is multiplexed with the T0CKI clock input. All other RA port pins have Schmitt Trigger input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers), which can configure these pins as input or output.

A '1' in the TRISA register puts the corresponding output driver in a Hi-impedance mode. A '0' in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

The PORTA pins are multiplexed with comparator and voltage reference functions. The operation of these pins are selected by control bits in the CMCON (comparator control register) register and the VRCON (voltage reference control register) register. When selected as a comparator input, these pins will read as '0's.

FIGURE 5-1: BLOCK DIAGRAM OF RA1:RA0 PINS



Note:	On RESET, the TRISA register is set to all
	inputs. The digital inputs are disabled and
	the comparator inputs are forced to ground
	to reduce excess current consumption.

TRISA controls the direction of the RA pins, even when they are being used as comparator inputs. The user must make sure to keep the pins configured as inputs when using them as comparator inputs.

The RA2 pin will also function as the output for the voltage reference. When in this mode, the VREF pin is a very high impedance output and must be buffered prior to any external load. The user must configure TRISA<2> bit as an input and use high impedance loads.

In one of the Comparator modes defined by the CMCON register, pins RA3 and RA4 become outputs of the comparators. The TRISA<4:3> bits must be cleared to enable outputs to use this function.

EXAMPLE 5-1: INITIALIZING PORTA

CLRF	PORTA	;Initialize PORTA by setting ;output data latches
MOVLW	0X07	;Turn comparators off and
MOVWF	CMCON	;enable pins for I/O ;functions
BSF	STATUS, RPO	;Select Bank1
MOVLW	0x1F	;Value used to initialize
		;data direction
MOVWF	TRISA	;Set RA<4:0> as inputs
		;TRISA<7:5> are always
		;read as '0'.

FIGURE 5-2: BLOCK DIAGRAM OF RA2 PIN




TABLE 7-1 :	REGISTERS ASSOCIATED WITH COMPARATOR MODULE
--------------------	---

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other RESETS
1Fh	CMCON	C2OUT	C10UT		_	CIS	CM2	CM1	CM0	00 0000	00 0000
9Fh	VRCON	VREN	VROE	VRR		VR3	VR2	VR1	VR0	000- 0000	000- 0000
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	_	CMIF	_	_	_	_	_	_	-0	-0
8Ch	PIE1	_	CMIE	_	_	_	_	_	_	-0	-0
85h	TRISA				TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as "0"

-

9.0 SPECIAL FEATURES OF THE CPU

Special circuits to deal with the needs of real-time applications are what sets a microcontroller apart from other processors. The PIC16C62X family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection.

These are:

- 1. OSC selection
- 2. RESET Power-on Reset (POR) Power-up Timer (PWRT) Oscillator Start-up Timer (OST) Brown-out Reset (BOR)
- 3. Interrupts
- 4. Watchdog Timer (WDT)
- 5. SLEEP
- 6. Code protection
- 7. ID Locations
- 8. In-Circuit Serial Programming™

The PIC16C62X devices have a Watchdog Timer which is controlled by configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. There is also circuitry to RESET the device if a brown-out occurs, which provides at least a 72 ms RESET. With these three functions on-chip, most applications need no external RESET circuitry.

The SLEEP mode is designed to offer a very low current Power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options.

TABLE 9-4: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during SLEEP	000h	0001 0uuu	uu
WDT Reset	000h	0000 uuuu	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	000x xuuu	u0
Interrupt Wake-up from SLEEP	PC + 1 ⁽¹⁾	uuu1 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and global enable bit, GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC+1.

Register	Address	Power-on Reset	 MCLR Reset during normal operation MCLR Reset during SLEEP WDT Reset Brown-out Reset ⁽¹⁾ 	 Wake-up from SLEEP through interrupt Wake-up from SLEEP through WDT time-out
W	_	xxxx xxxx	นนนน นนนน	<u></u>
INDF	00h		_	_
TMR0	01h	xxxx xxxx	սսսս սսսս	นนนน นนนน
PCL	02h	0000 0000	0000 0000	PC + 1 ⁽³⁾
STATUS	03h	0001 1xxx	000q quuu ⁽⁴⁾	uuuq quuu ⁽⁴⁾
FSR	04h	xxxx xxxx	սսսս սսսս	uuuu uuuu
PORTA	05h	x xxxx	u uuuu	u uuuu
PORTB	06h	xxxx xxxx	uuuu uuuu	uuuu uuuu
CMCON	1Fh	00 0000	00 0000	uu uuuu
PCLATH	0Ah	0 0000	0 0000	u uuuu
INTCON	0Bh	0000 000x	0000 000u	uuuu uqqq ⁽²⁾
PIR1	0Ch	-0	-0	-q (2,5)
OPTION	81h	1111 1111	1111 1111	uuuu uuuu
TRISA	85h	1 1111	1 1111	u uuuu
TRISB	86h	1111 1111	1111 1111	uuuu uuuu
PIE1	8Ch	-0	-0	-u
PCON	8Eh	0x	uq ^(1,6)	uu
VRCON	9Fh	000- 0000	000- 0000	uuu- uuuu

TABLE 9-5: INITIALIZATION CONDITION FOR REGISTERS

 $\label{eq:legend: u = unchanged, x = unknown, - = unimplemented bit, reads as `0', q = value depends on condition.$

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 9-4 for RESET value for specific condition.

5: If wake-up was due to comparator input changing, then bit 6 = 1. All other interrupts generating a wake-up will cause bit 6 = u.


6: If RESET was due to brown-out, then bit 0 = 0. All other RESETS will cause bit 0 = u.

PIC16C62X

FIGURE 9-11: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP) Vdd Vdd D R R1 MCLR PIC16C62X С Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down. **2:** < 40 k Ω is recommended to make sure that voltage drop across R does not violate the device's electrical specification. **3:** R1 = 100Ω to 1 k Ω will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin


breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

FIGURE 9-12: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1




- Note 1: This circuit will activate RESET when VDD goes below (Vz + 0.7V) where Vz = Zener voltage.
 - **2:** Internal Brown-out Reset circuitry should be disabled when using this circuit.

FIGURE 9-13: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



3: Resistors should be adjusted for the characteristics of the transistor.

FIGURE 9-14: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 3



This brown-out protection circuit employs Microchip Technology's MCP809 microcontroller supervisor. The MCP8XX and MCP1XX families of supervisors provide push-pull and open collector outputs with both high and low active RESET pins. There are 7 different trip point selections to accommodate 5V and 3V systems.

10.1 Instruction Descriptions

ADDLW	Add Literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \le k \le 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Encoding:	11 111x kkkk kkkk
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.
Words:	1
Cycles:	1
Example	ADDLW 0x15
	Before Instruction W = 0x10 After Instruction W = 0x25

ANDLW	AND Literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Encoding:	11 1001 kkkk kkkk
Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Example	ANDLW 0x5F
	Before Instruction W = 0xA3 After Instruction W = 0x03
ANDWF	AND W with f

ADDWF	Add W and f
Syntax:	[<i>label</i>] ADDWF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in[0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (dest)
Status Affected:	C, DC, Z
Encoding:	00 0111 dfff ffff
Description:	Add the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example	ADDWF FSR, O
	Before Instruction W = 0x17 FSR = 0xC2 After Instruction W = 0xD9 FSR = 0xC2

ANDWF	AND W with f
Syntax:	[<i>label</i>] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .AND. (f) \rightarrow (dest)
Status Affected:	Z
Encoding:	00 0101 dfff ffff
Description:	AND the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example	ANDWF FSR, 1
	Before Instruction W = 0x17 FSR = 0xC2 After Instruction W = 0x17 FSR = 0x02

RLF	Rotate L	eft f thro	bugł	n Carı	ry	
Syntax:	[label]	RLF	f,d			
Operands:	$0 \le f \le 12$ $d \in [0,1]$	27				
Operation:	See desc	cription b	elow	v		
Status Affected:	С					
Encoding:	00	1101	df	ff	ffff	
Description:	The cont rotated o the Carry is placed 1, the res register	ne bit to Flag. If ' in the W sult is sto f'.	the l d' is / reg	left thi 0, the ister. back	rough e result If 'd' is	
Words:	1				-	
Cycles:	1					
Example	RLF	REG1,(h			
лапро	Before In	struction REG1 C		1110 0	0110	
		REG1 W C	= = =	1110 1100 1		

RRF	Rotate R	ight f th	nroug	gh Ca	arry
Syntax:	[label]	RRF f	,d		
Operands:	$\begin{array}{l} 0\leq f\leq 12\\ d\in [0,1] \end{array}$	7			
Operation:	See desc	ription b	elow	'	
Status Affected:	С				
Encoding:	00	1100	df	ff	ffff
Description:	The conternation of the Carry is placed 1, the restrict register 'f	ne bit to Flag. If in the V sult is pla	the ri 'd' is / reg	ight th 0, the ister.	nrough e result If 'd' is
			Regis	ter f	}
Words:	1				
Cycles:	1				
Example	RRF		REG 0	61,	
	Before In	structior	ı		
		REG1 C	= =	1110 0	0110
	After Inst				
	1	REG1 W C	= = =	1110 0111 0	

SLEEP

VIII				
Syntax:	[label]	SLEEF	D	
Operands:	None			
Operation:	$\begin{array}{l} 00h \rightarrow V \\ 0 \rightarrow WD \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow PD \end{array}$	T presca	aler,	
Status Affected:	TO, PD			
Encoding:	00	0000	0110	0011
Description:	PD is cle STATUS dog Time cleared. The proc mode wi	ver-down eared. Tin bit, TO i er and its cessor is th the os . See Se tails.	me-out is set. W s prescal put into s scillator	atch- er are SLEEP
Words:	1			
Cycles:	1			
Example:	SLEEP			

SWAPF	Swap Ni	bbles in	f	
Syntax:	[label]	SWAPF	f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in \left[0,1\right] \end{array}$	27		
Operation:	(f<3:0>) - (f<7:4>) -		<i>,</i> .	
Status Affected:	None			
Encoding:	00	1110	dfff	ffff
Description:	The upper register 'f 0, the res register. I placed in	" are excl sult is plac If 'd' is 1,	hanged ced in ^v the res	d. If 'd' is W
Words:	1			
Cycles:	1			
Example	SWAPF	REG,	0	
	Before In	struction		
		REG1	= (DxA5
	After Inst	ruction		
		REG1 W		0xA5 0x5A

TRIS	Load TRIS Register
Syntax:	[<i>label</i>] TRIS f
Operands:	$5 \leq f \leq 7$
Operation:	(W) \rightarrow TRIS register f;
Status Affected:	None
Encoding:	00 0000 0110 Offf
Description:	The instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.
Words:	1
Cycles:	1
Example	
	To maintain upward compatibil- ity with future PICmicro [®] prod- ucts, do not use this instruction.

XORLW	Exclusive OR Literal with W
Syntax:	[<i>label</i> XORLW k]
Operands:	$0 \le k \le 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Encoding:	11 1010 kkkk kkkk
Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.
Words:	1
Cycles:	1
Example:	XORLW 0xAF
	Before Instruction
	W = 0xB5
	After Instruction
	W = 0x1A
XORWF	Exclusive OR W with f
Syntax:	
	[<i>label</i>] XORWF f,d
Operands:	$ \begin{array}{l} \left[\begin{array}{c} \textit{label} \end{array} \right] \text{XORWF} f,d \\ 0 \leq f \leq 127 \\ d \in [0,1] \end{array} $
-	$0 \le f \le 127$
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operands: Operation:	$0 \le f \le 127$ $d \in [0,1]$ (W) .XOR. (f) \rightarrow (dest)
Operands: Operation: Status Affected:	$0 \le f \le 127$ $d \in [0,1]$ (W) .XOR. (f) \rightarrow (dest) Z
Operands: Operation: Status Affected: Encoding:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \\ (W) . XOR. (f) \rightarrow (dest) \\ \hline Z \\ \hline 00 & 0110 & dfff & ffff \\ \hline Exclusive OR the contents of the \\ W register with register 'f'. If 'd' is \\ 0, the result is stored in the W \\ register. If 'd' is 1, the result is \\ \end{array}$
Operands: Operation: Status Affected: Encoding: Description:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \\ (W) . XOR. (f) \rightarrow (dest) \\ \hline Z \\ \hline 00 & 0110 & dfff & ffff \\ \hline Exclusive OR the contents of the \\ W register with register 'f'. If 'd' is \\ 0, the result is stored in the W \\ register. If 'd' is 1, the result is \\ stored back in register 'f'. \end{array}$
Operands: Operation: Status Affected: Encoding: Description: Words:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \\ (W) . XOR. (f) \rightarrow (dest) \\ \hline Z \\ \hline \hline 00 & 0110 & dfff & ffff \\ \hline Exclusive OR the contents of the \\ W register with register 'f'. If 'd' is \\ 0, the result is stored in the W \\ register. If 'd' is 1, the result is \\ stored back in register 'f'. \\ 1 \end{array}$
Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \\ (W) . XOR. (f) \rightarrow (dest) \\ \hline Z \\ \hline \hline 00 & 0110 & dfff & ffff \\ \hline Exclusive OR the contents of the \\ W register with register 'f'. If 'd' is \\ 0, the result is stored in the W \\ register. If 'd' is 1, the result is stored back in register 'f'. \\ 1 \\ 1 \end{array}$
Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \\ (W) . XOR. (f) \rightarrow (dest) \\ \hline Z \\ \hline 00 & 0110 & dfff & ffff \\ \hline Exclusive OR the contents of the \\ W register with register 'f'. If 'd' is \\ 0, the result is stored in the W \\ register. If 'd' is 1, the result is \\ stored back in register 'f'. \\ 1 \\ 1 \\ XORWF & REG & 1 \\ \end{array}$
Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \\ (W) .XOR. (f) \rightarrow (dest) \\ Z \\ \hline 00 & 0110 & dfff & ffff \\ \hline Exclusive OR the contents of the \\ W register with register 'f'. If 'd' is \\ 0, the result is stored in the W \\ register. If 'd' is 1, the result is stored back in register 'f'. \\ 1 \\ 1 \\ XORWF & REG & 1 \\ \hline Before Instruction \\ \hline REG & = 0xAF \\ \end{array}$
Operands: Operation: Status Affected: Encoding: Description: Words: Cycles:	$\begin{array}{llllllllllllllllllllllllllllllllllll$

12.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings †


Ambient Temperature under bias	40° to +125°C
Storage Temperature	65° to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	0.6V to VDD +0.6V
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0 to +14V
Voltage on RA4 with respect to Vss	
Total power Dissipation (Note 1)	1.0W
Maximum Current out of Vss pin	300 mA
Maximum Current into VDD pin	250 mA
Input Clamp Current, Iк (Vi <0 or Vi> VDD)	±20 mA
Output Clamp Current, Iок (Vo <0 or Vo>VDD)	±20 mA
Maximum Output Current sunk by any I/O pin	25 mA
Maximum Output Current sourced by any I/O pin	25 mA
Maximum Current sunk by PORTA and PORTB	200 mA
Maximum Current sourced by PORTA and PORTB	200 mA
Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD - \sum IOH} + \sum {(VDD-VOH)) x IOH} + Σ (VOI x IOL).

2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latchup. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.


PIC16C62X





2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.





12.2 DC Characteristics: PIC16C62XA-04 (Commercial, Industrial, Extended) PIC16C62XA-20 (Commercial, Industrial, Extended) PIC16LC62XA-04 (Commercial, Industrial, Extended) (CONT.)

PIC16C62XA PIC16LC62XA			Oper Stand Oper	$\begin{array}{l lllllllllllllllllllllllllllllllllll$					
Param. No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions		
D010	IDD	Supply Current ^(2, 4)		1.2 0.4 1.0	2.0 1.2 2.0	mA mA mA	Fosc = 4 MHz, VDD = 5.5V, WDT disabled, XT mode, (Note 4)* Fosc = 4 MHz, VDD = 3.0V, WDT disabled, XT mode, (Note 4)* Fosc = 10 MHz, VDD = 3.0V, WDT dis-		
			_	4.0	6.0 7.0	mA	abled, HS mode, (Note 6) Fosc = 20 MHz, VDD = 4.5V, WDT dis- abled, HS mode Fosc = 20 MHz, VDD = 5.5V, WDT dis-		
			_	35	70	μA	abled*, HS mode Fosc = 32 kHz, VDD = 3.0V, WDT dis- abled, LP mode		
D010	IDD	Supply Current ⁽²⁾	_	1.2 — 35	2.0 1.1 70	mA mA μA	Fosc = 4 MHz, VDD = 5.5V, WDT disabled, XT mode, (Note 4)* Fosc = 4 MHz, VDD = 2.5V, WDT disabled, XT mode, (Note 4) Fosc = 32 kHz, VDD = 2.5V, WDT dis-		
D020	IPD	Power-down Current ⁽³⁾			2.2 5.0	μΑ μΑ μΑ	abled, LP mode VDD = 3.0V VDD = 4.5V*		
					9.0 15	μA μA	VDD = 5.5V VDD = 5.5V Extended Temp.		
D020	IPD	Power-down Current ⁽³⁾		 	2.0 2.2 9.0 15	μΑ μΑ μΑ μΑ	VDD = 2.5V VDD = 3.0V* VDD = 5.5V VDD = 5.5V Extended Temp.		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

12.3 DC CHARACTERISTICS: PIC16CR62XA-04 (Commercial, Industrial, Extended) PIC16CR62XA-20 (Commercial, Industrial, Extended) PIC16LCR62XA-04 (Commercial, Industrial, Extended)

PIC16CR62XA-04 PIC16CR62XA-20 PIC16LCR62XA-04			$\begin{array}{l lllllllllllllllllllllllllllllllllll$						
				$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param. No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions		
D001	Vdd	Supply Voltage	3.0	—	5.5	V	See Figures 12-7, 12-8, 12-9		
D001	Vdd	Supply Voltage	2.5	_	5.5	V	See Figures 12-7, 12-8, 12-9		
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾		1.5*		V	Device in SLEEP mode		
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	_	1.5*	—	V	Device in SLEEP mode		
D003	VPOR	VDD start voltage to ensure Power-on Reset		Vss	_	V	See section on Power-on Reset for details		
D003	VPOR	VDD start voltage to ensure Power-on Reset	—	Vss	—	V	See section on Power-on Reset for details		
D004	SVDD	VDD rise rate to ensure Power-on Reset	0.05*	—	—	V/ms	See section on Power-on Reset for details		
D004	SVDD	VDD rise rate to ensure Power-on Reset	0.05*	—	—	V/ms	See section on Power-on Reset for details		
D005	VBOR	Brown-out Detect Voltage	3.7	4.0	4.35	V	BOREN configuration bit is cleared		
D005	VBOR	Brown-out Detect Voltage	3.7	4.0	4.35	V	BOREN configuration bit is cleared		
D010	Idd	Supply Current ⁽²⁾	_	1.2 500	1.7 900	mA μA	Fosc = 4 MHz, VDD = 5.5V, WDT disabled, XT mode, (Note 4)* Fosc = 4 MHz, VDD = 3.0V, WDT disabled, XT mode,		
			_	1.0	2.0	mA	(Note 4) Fosc = 10 MHz, VDD = 3.0V, WDT disabled, HS mode, (Note 6)		
			—	4.0	7.0	mA	Fosc = 20 MHz, VDD = 5.5V, WDT disabled*, HS		
			—	3.0	6.0	mA	mode		
				35	70	μA	Fosc = 20 MHz, VDD = 4.5V, WDT disabled, HS mode Fosc = 32 kHz, VDD = 3.0V, WDT disabled, LP mode		
D010	IDD	Supply Current ⁽²⁾	—	1.2	1.7	mA	Fosc = 4.0 MHz, VDD = 5.5V, WDT disabled, XT mode, (Note 4)*		
			_	400	800	μA	Fosc = 4.0 MHz, VDD = 2.5V, WDT disabled, XT mode (Note 4)		
			—	35	70	μA	Fosc = 32 kHz, VDD = 2.5V, WDT disabled, LP mode		

12.4 DC Characteristics: PIC16C62X/C62XA/CR62XA (Commercial, Industrial, Extended) PIC16LC62X/LC62XA/LCR62XA (Commercial, Industrial, Extended) (CONT.)

PIC16C62X/C62XA/CR62XA			$\begin{array}{ c c c c c } \hline \textbf{Standard Operating Conditions (unless otherwise stated)} \\ \hline \textbf{Operating temperature} & -40^{\circ}\text{C} & \leq \text{Ta} \leq +85^{\circ}\text{C} \text{ for industrial and} \\ & 0^{\circ}\text{C} & \leq \text{Ta} \leq +70^{\circ}\text{C} \text{ for commercial and} \\ & -40^{\circ}\text{C} & \leq \text{Ta} \leq +125^{\circ}\text{C} \text{ for extended} \\ \hline \end{array}$				
PIC16L0	$\begin{array}{l lllllllllllllllllllllllllllllllllll$						
Param. No.	Sym	Characteristic	Min Typ† Max Units				Conditions
	Vih	Input High Voltage					
D040		with TTL buffer	2.0V 0.25 VDD + 0.8V	_	Vdd Vdd	V	VDD = 4.5V to 5.5V otherwise
D041		with Schmitt Trigger input	0.8 Vdd	_	VDD		
D042		MCLR RA4/T0CKI	0.8 VDD	_	Vdd	V	
D043 D043A		OSC1 (XT, HS and LP) OSC1 (in RC mode)	0.7 Vdd 0.9 Vdd	-	Vdd	V	(Note 1)
D070	IPURB	PORTB weak pull-up current	50	200	400	μA	VDD = 5.0V, VPIN = VSS
D070	IPURB	PORTB weak pull-up current	50	200	400	μA	VDD = 5.0V, VPIN = VSS
	lı∟	Input Leakage Current ^(2, 3) I/O ports (Except PORTA)			±1.0	μA	Vss ≤ VPIN ≤ VDD, pin at hi-impedance
D060		PORTA	_	_	±0.5	μΑ	$Vss \leq VPIN \leq VDD$, pin at hi-impedance
D061		RA4/T0CKI	_	_	±1.0	μΑ	$Vss \leq VPIN \leq VDD$
D063		OSC1, MCLR	_	_	±5.0	μA	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration
	lı∟	Input Leakage Current ^(2, 3)					
		I/O ports (Except PORTA)			±1.0	μA	Vss \leq VPIN \leq VDD, pin at hi-impedance
D060		PORTA	-	—	±0.5	μA	$Vss \le VPIN \le VDD$, pin at hi-impedance
D061		RA4/T0CKI	-	—	±1.0	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$
D063		OSC1, MCLR	—	—	±5.0	μΑ	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration
	Vol	Output Low Voltage					
D080		I/O ports	—	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40° to $+85^{\circ}$ C
			—	-	0.6	V	IOL = 7.0 mA, VDD = 4.5V, +125°C
D083		OSC2/CLKOUT (RC only)	—	-	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40° to $+85^{\circ}$ C
			—	—	0.6	V	IOL = 1.2 mA, VDD = 4.5V, +125°C

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16C62X(A) be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manag	er Total Pages Sent
RE:	Reader Response	
From	n: Name	
	Company	
	Address	
	Telephone: ()	FAX: ()
Appl	ication (optional):	
Wou	ld you like a reply?YN	
Devi	ce: PIC16C62X	_iterature Number: DS30235J
Que	stions:	
1. \	What are the best features of this	document?
-		
<u>-</u>		
2. I	How does this document meet yo	ur hardware and software development needs?
-		
- 3. [Do you find the organization of thi	s document easy to follow? If not, why?
_		
_		
4. \	What additions to the document d	o you think would enhance the structure and subject?
-		
-		
5. \	What deletions from the documen	t could be made without affecting the overall usefulness?
-		
- 6 I	s there any incorrect or misleadir	a information (what and where)?
0. 1		
-		
7. H	How would you improve this docu	ment?
_		
-		