

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XF

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c622at-20i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

#### **OPTION Register** 4.2.2.2

The OPTION register is a readable and writable register, which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0 and the weak pull-ups on PORTB.

Note:	To achieve a 1:1 prescaler assignment for
	TMR0, assign the prescaler to the WDT
	(PSA = 1).

REGISTER 4-2:	OPTION REGISTER (ADDRESS 81H)
---------------	-------------------------------

RBPU       INTEDG       TOCS       TOSE         bit 7         bit 7         RBPU: PORTB Pull-up Enable bit         1 = PORTB pull-ups are disabled         0 = PORTB pull-ups are enabled by individual por         bit 6         INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         bit 5         TOCS: TMR0 Clock Source Select bit         1 = Transition on RA4/T0CKI pin         0 = Internal instruction cycle clock (CLKOUT)         bit 4         TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3       PSA: Prescaler Assignment bit	PSA t latch va DCKI pin DCKI pin	PS2	PS1	PS0 bit 0								
bit 7         RBPU: PORTB Pull-up Enable bit         1 = PORTB pull-ups are disabled         0 = PORTB pull-ups are enabled by individual por         bit 6         INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         0 = Interrupt on RA4/T0CKI pin         0 = Internal instruction cycle clock (CLKOUT)         bit 4         TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3	t latch va DCKI pin DCKI pin	alues		bit 0								
bit 7       RBPU: PORTB Pull-up Enable bit         1 = PORTB pull-ups are disabled       0 = PORTB pull-ups are enabled by individual por         bit 6       INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin       0 = Interrupt on falling edge of RB0/INT pin         bit 5       TOCS: TMR0 Clock Source Select bit         1 = Transition on RA4/T0CKI pin       0 = Internal instruction cycle clock (CLKOUT)         bit 4       TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3       PSA: Prescaler Assignment bit	t latch va DCKI pin DCKI pin	alues										
bit 7       RBPU: PORTB Pull-up Enable bit         1 = PORTB pull-ups are disabled       0 = PORTB pull-ups are enabled by individual por         bit 6       INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin       0 = Interrupt on falling edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin       0 = Interrupt on falling edge of RB0/INT pin         bit 5       T0CS: TMR0 Clock Source Select bit         1 = Transition on RA4/T0CKI pin       0 = Internal instruction cycle clock (CLKOUT)         bit 4       T0SE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0       0 = Increment on low-to-high transition on RA4/T0         bit 3       PSA: Prescaler Assignment bit	rt latch va DCKI pin DCKI pin	alues										
1 = PORTB pull-ups are disabled         0 = PORTB pull-ups are enabled by individual por         bit 6       INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         bit 5       TOCS: TMR0 Clock Source Select bit         1 = Transition on RA4/T0CKI pin         0 = Internal instruction cycle clock (CLKOUT)         bit 4       TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3       PSA: Prescaler Assignment bit	t latch va DCKI pin DCKI pin	alues										
<ul> <li>bit 6</li> <li>INTEDG: Interrupt Edge Select bit         <ol> <li>Interrupt on rising edge of RB0/INT pin</li> <li>Interrupt on falling edge of RB0/INT pin</li> <li>Interrupt on falling edge of RB0/INT pin</li> </ol> </li> <li>bit 5</li> <li>TOCS: TMR0 Clock Source Select bit         <ol> <li>Transition on RA4/T0CKI pin</li> <li>Internal instruction cycle clock (CLKOUT)</li> </ol> </li> <li>bit 4</li> <li>TOSE: TMR0 Source Edge Select bit         <ol> <li>Increment on high-to-low transition on RA4/T0</li> <li>Increment on low-to-high transition on RA4/T0</li> </ol> </li> <li>bit 3</li> </ul>	)CKI pin )CKI pin	alues										
bit 6       INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         bit 5       TOCS: TMR0 Clock Source Select bit         1 = Transition on RA4/T0CKI pin         0 = Internal instruction cycle clock (CLKOUT)         bit 4       TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3       PSA: Prescaler Assignment bit	DCKI pin DCKI pin											
1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         bit 5 <b>T0CS</b> : TMR0 Clock Source Select bit         1 = Transition on RA4/T0CKI pin         0 = Internal instruction cycle clock (CLKOUT)         bit 4 <b>T0SE</b> : TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3 <b>PSA</b> : Prescaler Assignment bit	)CKI pin )CKI pin											
<ul> <li>bit 5</li> <li><b>TOCS</b>: TMR0 Clock Source Select bit         <ol> <li>Transition on RA4/T0CKI pin</li> <li>Transition on RA4/T0CKI pin</li> <li>Internal instruction cycle clock (CLKOUT)</li> </ol> </li> <li>bit 4</li> <li><b>TOSE</b>: TMR0 Source Edge Select bit         <ol> <li>Increment on high-to-low transition on RA4/T0</li> <li>Increment on low-to-high transition on RA4/T0</li> </ol> </li> <li>bit 3</li> </ul>	)CKI pin )CKI pin											
bit 5 <b>TOCS</b> : TMR0 Clock Source Select bit         1 = Transition on RA4/T0CKI pin         0 = Internal instruction cycle clock (CLKOUT)         bit 4 <b>TOSE</b> : TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3 <b>PSA</b> : Prescaler Assignment bit	)CKI pin )CKI pin											
1 = Transition on RA4/T0CKI pin         0 = Internal instruction cycle clock (CLKOUT)         bit 4 <b>T0SE</b> : TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3 <b>PSA</b> : Prescaler Assignment bit	)CKI pin )CKI pin											
<ul> <li>0 = Internal instruction cycle clock (CLKOUT)</li> <li>bit 4 T0SE: TMR0 Source Edge Select bit         <ol> <li>1 = Increment on high-to-low transition on RA4/T0</li> <li>0 = Increment on low-to-high transition on RA4/T0</li> </ol> </li> <li>bit 3 PSA: Prescaler Assignment bit</li> </ul>	)CKI pin )CKI pin											
bit 4       TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3       PSA: Prescaler Assignment bit	)CKI pin )CKI pin											
1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3 <b>PSA</b> : Prescaler Assignment bit	CKI pin CKI pin											
0 = Increment on low-to-high transition on RA4/T0         bit 3 <b>PSA</b> : Prescaler Assignment bit	OCKI pin											
bit 3 <b>PSA</b> : Prescaler Assignment bit		0 = Increment on low-to-high transition on RA4/T0CKI pin										
1 = Prescaler is assigned to the WDT	1 = Prescaler is assigned to the WDT											
0 = Prescaler is assigned to the Timer0 module	0 = Prescaler is assigned to the Timer0 module											
bit 2-0 <b>PS&lt;2:0&gt;</b> : Prescaler Rate Select bits												
Bit Value TMR0 Rate WDT Rate												
000 1:2 1:1												
001 1:4 1:2												
101 1:64 1:32												
110 1:128 1:64												
111 1:256 1:128												

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## 5.0 I/O PORTS

The PIC16C62X have two ports, PORTA and PORTB. Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

## 5.1 PORTA and TRISA Registers

PORTA is a 5-bit wide latch. RA4 is a Schmitt Trigger input and an open drain output. Port RA4 is multiplexed with the T0CKI clock input. All other RA port pins have Schmitt Trigger input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers), which can configure these pins as input or output.

A '1' in the TRISA register puts the corresponding output driver in a Hi-impedance mode. A '0' in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

The PORTA pins are multiplexed with comparator and voltage reference functions. The operation of these pins are selected by control bits in the CMCON (comparator control register) register and the VRCON (voltage reference control register) register. When selected as a comparator input, these pins will read as '0's.

#### FIGURE 5-1: BLOCK DIAGRAM OF RA1:RA0 PINS



Note:	On RESET, the TRISA register is set to all
	inputs. The digital inputs are disabled and
	the comparator inputs are forced to ground
	to reduce excess current consumption.

TRISA controls the direction of the RA pins, even when they are being used as comparator inputs. The user must make sure to keep the pins configured as inputs when using them as comparator inputs.

The RA2 pin will also function as the output for the voltage reference. When in this mode, the VREF pin is a very high impedance output and must be buffered prior to any external load. The user must configure TRISA<2> bit as an input and use high impedance loads.

In one of the Comparator modes defined by the CMCON register, pins RA3 and RA4 become outputs of the comparators. The TRISA<4:3> bits must be cleared to enable outputs to use this function.

#### EXAMPLE 5-1: INITIALIZING PORTA

CLRF	PORTA	;Initialize PORTA by setting ;output data latches
MOVLW	0X07	;Turn comparators off and
MOVWF	CMCON	;enable pins for I/O ;functions
BSF	STATUS, RPO	;Select Bank1
MOVLW	0x1F	;Value used to initialize
		;data direction
MOVWF	TRISA	;Set RA<4:0> as inputs
		;TRISA<7:5> are always
		;read as '0'.

## FIGURE 5-2: BLOCK DIAGRAM OF RA2 PIN











## 6.2 Using Timer0 with External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

#### 6.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

### 6.2.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the TMR0 is actually incremented. Figure 6-5 shows the delay from the external clock edge to the timer incrementing.





#### 9.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used; one with series resonance or one with parallel resonance.

Figure 9-3 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180° phase shift that a parallel oscillator requires. The 4.7 k $\Omega$  resistor provides the negative feedback for stability. The 10 k $\Omega$  potentiometers bias the 74AS04 in the linear region. This could be used for external oscillator designs.

#### FIGURE 9-3: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT



Figure 9-4 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a  $180^{\circ}$  phase shift in a series resonant oscillator circuit. The 330 k $\Omega$  resistors provide the negative feedback to bias the inverters in their linear region.

#### FIGURE 9-4: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



## 9.2.4 RC OSCILLATOR

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 9-5 shows how the R/C combination is connected to the PIC16C62X. For REXT values below 2.2 k $\Omega$ , the oscillator operation may become unstable or stop completely. For very high REXT values (e.g., 1 M $\Omega$ ), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep REXT between 3 k $\Omega$  and 100 k $\Omega$ .

Although the oscillator will operate with no external capacitor (CEXT = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See Section 13.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See Section 13.0 for variation of oscillator frequency due to VDD for given REXT/CEXT values, as well as frequency variation due to operating temperature for given R, C and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (Figure 3-2 for waveform).

## FIGURE 9-5: RC OSCILLATOR MODE



### 9.4 Power-on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST) and Brown-out Reset (BOR)

### 9.4.1 POWER-ON RESET (POR)

The on-chip POR circuit holds the chip in RESET until VDD has reached a high enough level for proper operation. To take advantage of the POR, just tie the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See Electrical Specifications for details.

The POR circuit does not produce an internal RESET when VDD declines.

When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.

For additional information, refer to Application Note AN607, "Power-up Trouble Shooting".

#### 9.4.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms (nominal) time-out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A configuration bit, PWRTE can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should always be enabled when Brown-out Reset is enabled.

The Power-up Time delay will vary from chip-to-chip and due to VDD, temperature and process variation. See DC parameters for details.

#### 9.4.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-Up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

### 9.4.4 BROWN-OUT RESET (BOR)

The PIC16C62X members have on-chip Brown-out Reset circuitry. A configuration bit, BODEN, can disable (if clear/programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below 4.0V refer to VBOR parameter D005 (VBOR) for greater than parameter (TBOR) in Table 12-5. The brown-out situation will RESET the chip. A RESET won't occur if VDD falls below 4.0V for less than parameter (TBOR).

On any RESET (Power-on, Brown-out, Watchdog, etc.) the chip will remain in RESET until VDD rises above BVDD. The Power-up Timer will now be invoked and will keep the chip in RESET an additional 72 ms.

If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above BVDD, the Power-Up Timer will execute a 72 ms RESET. The Power-up Timer should always be enabled when Brown-out Reset is enabled. Figure 9-7 shows typical Brown-out situations.



### FIGURE 9-7: BROWN-OUT SITUATIONS

#### 9.5.1 RB0/INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered, either rising if INTEDG bit (OPTION<6>) is set, or falling, if INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the interrupt service routine before reenabling this interrupt. The RB0/INT interrupt can wake-up the processor from SLEEP, if the INTE bit was set prior to going into SLEEP. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up. See Section 9.8 for details on SLEEP and Figure 9-18 for timing of wakeup from SLEEP through RB0/INT interrupt.

### 9.5.2 TMR0 INTERRUPT

An overflow (FFh  $\rightarrow$  00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/clearing T0IE (INTCON<5>) bit. For operation of the Timer0 module, see Section 6.0.

#### 9.5.3 PORTB INTERRUPT

An input change on PORTB <7:4> sets the RBIF (INTCON<0>) bit. The interrupt can be enabled/disabled by setting/clearing the RBIE (INTCON<4>) bit. For operation of PORTB (Section 5.2).

Note:	If a change on the I/O pin should occur							
	when the read operation is being executed							
	(start of the Q2 cycle), then the RBIF							
	interrupt flag may not get set.							

#### 9.5.4 COMPARATOR INTERRUPT

See Section 7.6 for complete description of comparator interrupts.



#### FIGURE 9-16: INT PIN INTERRUPT TIMING

## 9.7 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the CLKIN pin. That means that the WDT will run, even if the clock on the OSC1 and OSC2 pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation, a WDT time-out generates a device RESET. If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation. The WDT can be permanently disabled by programming the configuration bit WDTE as clear (Section 9.1).

### 9.7.1 WDT PERIOD

The WDT has a nominal time-out period of 18 ms, (with no prescaler). The time-out periods vary with temperature, VDD and process variations from part to part (see

DC specs). If longer time-out periods are desired, a prescaler with a division ratio of up to 1:128 can be assigned to the WDT under software control by writing to the OPTION register. Thus, time-out periods up to 2.3 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET.

The  $\overline{\text{TO}}$  bit in the STATUS register will be cleared upon a Watchdog Timer time-out.

#### 9.7.2 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT prescaler) it may take several seconds before a WDT time-out occurs.



### FIGURE 9-17: WATCHDOG TIMER BLOCK DIAGRAM

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other RESETS
2007h	Config. bits	—	BODEN	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0	—	—
81h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: Shaded cells are not used by the Watchdog Timer.

**Note:** – = Unimplemented location, read as "0"

+ = Reserved for future use

TABLE 10-2: PIC16C62X INSTRUCTION S
-------------------------------------

Mnemonic,		Description	Cycles		14-Bit Opcode			Status	Notes
Operands				MSb			LSb	Affected	
BYTE-ORIE	NTED I	FILE REGISTER OPERATIONS							
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0000	0011	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
BIT-ORIENT	ED FIL	E REGISTER OPERATIONS							
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
LITERAL AND CONTROL OPERATIONS			-					-	
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

**Note 1:** When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

**2:** If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

**3:** If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

BCF	Bit Clear f	BTFSC	Bit Test, Skip if Clear
Syntax:	[ <i>label</i> ]BCF f,b	Syntax:	[ <i>label</i> ]BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f \le b >)$	Operation:	skip if (f <b>) = 0</b>
Status Affected:	None	Status Affected:	None
Encoding:	01 00bb bfff ffff	Encoding:	01 10bb bfff ffff
Description:	Bit 'b' in register 'f' is cleared.	Description:	If bit 'b' in register 'f' is '0', then the
Words:	1		next instruction is skipped.
Cycles:	1		tion fetched during the current
Example	BCF FLAG_REG, 7		instruction execution is discarded,
	Before Instruction FLAG REG = 0xC7		and a NOP is executed instead, making this a two-cycle instruction.
	After Instruction	Words:	1
	FLAG REG = 0x47	Cycles:	1(2)
	_	Example	HERE BTFSC FLAG,1
BSF	Bit Set f		TRUE • DE
Syntax:	[ <i>label</i> ]BSF f,b		•
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$		Before Instruction PC = address HERE
Operation:	$1 \rightarrow (f \le b >)$		After Instruction
Status Affected:	None		PC = address TRUE
Encoding:	01 01bb bfff ffff		if FLAG<1>=1,
Description:	Bit 'b' in register 'f' is set.		PC = address FALSE
Words:	1		
Cycles:	1		
Example	BSF FLAG_REG, 7		

Before Instruction FLAG\_REG = 0x0A After Instruction

FLAG\_REG = 0x8A

RLF	Rotate	Left f th	roug	h Car	ry				
Syntax:	[ label ]	RLF	f,d			I			
Operands:	0 ≤ f ≤ 1 d ∈ [0,1	27 ]							
Operation:	See des	scription	belo	w					
Status Affected:	С								
Encoding:	00	1101	d	fff	ffff	]			
Description:	rotated the Carr is place 1, the re register	rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'.							
Words:	1								
Cycles:	1								
Example	RLF	REG1,	0						
	Before	Instructio	n						
		REG1	=	111	0 0110				
	After In	C	=	0					
		REG1	=	111	0 0110				
		W	=	110	0 1100				
		C	=	1					

RRF	Rotate Right f through Carry								
Syntax:	[ label ]	RRF f	,d						
Operands:	$\begin{array}{l} 0\leq f\leq 12\\ d\in \left[0,1\right] \end{array}$	27							
Operation:	See desc	ription b	elow	,					
Status Affected:	С								
Encoding:	00	1100	df	ff	ffff				
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.								
	C Register f								
Words:	1								
Cycles:	1								
Example	RRF		REG 0	61,					
	Before In	structior	ı						
		REG1	=	1110	0110				
	After Inst	ruction	=	U					
		REG1	=	1110	0110				
		W	=	0111	0011				
		C	=	0					

SLEEP

Syntax:	[ label ]	SLEEF	D					
Operands:	None							
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow PD \end{array}$							
Status Affected:	TO, PD							
Encoding:	00	0000	0110	0011				
Description:	The power-down STATUS bit, PD is cleared. Time-out STATUS bit, TO is set. Watch- dog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped. See Section 9.8 for							
Words:	1							
Cycles:	1							
Example:	SLEEP							

NOTES:

## 12.2 DC Characteristics: PIC16C62XA-04 (Commercial, Industrial, Extended) PIC16C62XA-20 (Commercial, Industrial, Extended) PIC16LC62XA-04 (Commercial, Industrial, Extended (CONT.)

PIC16C	62XA	Stand Opera	dard O ating te	<b>perati</b> empera	n <b>g Con</b> iture -4 -4	ditions (unless otherwise stated) $10^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial and $10^{\circ}C \leq TA \leq +125^{\circ}C$ for extended	
PIC16LC62XA				dard O ating te	<b>perati</b> empera	ng Con ature -4 -4	$\begin{array}{llllllllllllllllllllllllllllllllllll$
Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D022	ΔİWDT	WDT Current <sup>(5)</sup>	—	6.0	10 12	μA μA	VDD = 4.0V (125°C)
D022A	$\Delta$ IBOR	Brown-out Reset Current <sup>(5)</sup>	—	75	125	μA	BOD enabled, VDD = 5.0V
D023		Comparator Current for each Comparator <sup>(5)</sup>	_	30	60	μA	VDD = 4.0V
D023A	ΔIVREF	VREF Current <sup>(3)</sup>	_	80	135	μA	VDD = 4.0V
D022	$\Delta I$ WDT	WDT Current <sup>(5)</sup>	—	6.0	10	μΑ	VDD=4.0V
DOODA	41	Descent Descet Operation (5)		75	12	μA	$\frac{(125^{\circ}C)}{200} = 5.017$
D022A		Brown-out Reset Current <sup>(e)</sup>		75	125	μΑ	BOD enabled, $VDD = 5.0V$
D023	AICOMP	Comparator Current for each		30	60	μΑ	VDD - 4.0V
D023A	$\Delta$ IVREF	VREF Current <sup>(5)</sup>	_	80	135	μA	VDD = 4.0V
1A	Fosc	LP Oscillator Operating Frequency	0	—	200	kHz	All temperatures
		RC Oscillator Operating Frequency	0	—	4	MHz	All temperatures
		XT Oscillator Operating Frequency	0		4	MHz	All temperatures
		HS Oscillator Operating Frequency	0	—	20	MHZ	All temperatures
1A	Fosc	LP Oscillator Operating Frequency	0	—	200	kHz	All temperatures
		RC Oscillator Operating Frequency	0	—	4	MHz	All temperatures
		HS Oscillator Operating Frequency	0	_	4 20	MHZ MHZ	All temperatures All temperatures

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

 $\overline{\text{MCLR}}$  = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The  $\Delta$  current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

#### 12.4 DC Characteristics: PIC16C62X/C62XA/CR62XA (Commercial, Industrial, Extended) PIC16LC62X/LC62XA/LCR62XA (Commercial, Industrial, Extended) (CONT.)

PIC16C62X/C62XA/CR62XA				$\begin{array}{l lllllllllllllllllllllllllllllllllll$							
PIC16LC62X/LC62XA/LCR62XA				Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}$ C $\leq$ TA $\leq$ +85°C for industrial and $0^{\circ}$ C $\leq$ TA $\leq$ +70°C for commercial and $-40^{\circ}$ C $\leq$ TA $\leq$ +125°C for extended							
Param. No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions				
	Vol	Output Low Voltage									
D080		I/O ports	_	_	0.6	v	IoL = 8.5 mA, VDD = 4.5V, -40° to +85°C				
			_	_	0.6	V	IOL = 7.0 mA, VDD = 4.5V, +125°C				
D083		OSC2/CLKOUT (RC only)	_	_	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40° to +85°C				
			_	_	0.6	V	IOL = 1.2 mA, VDD = 4.5V, +125°C				
	Vон	Output High Voltage <sup>(3)</sup>									
D090		I/O ports (Except RA4)	VDD-0.7		_	v	IOH = -3.0 mA, VDD = 4.5V, -40° to +85°С				
			VDD-0.7		_	V	Іон = -2.5 mA, Vdd = 4.5V, +125°С				
D092		OSC2/CLKOUT (RC only)	VDD-0.7	_	_	V	IOH = -1.3 mA, VDD = 4.5V, -40° to +85°С				
			VDD-0.7	_	_	V	IOH = -1.0 mA, VDD = 4.5V, +125°С				
	Vон	Output High Voltage <sup>(3)</sup>									
D090		I/O ports (Except RA4)	VDD-0.7	_	_	V	IOH = -3.0 mA, VDD = 4.5V, -40° to +85°C				
			VDD-0.7	_	-	V	IOH = -2.5 mA, VDD = 4.5V, +125°С				
D092		OSC2/CLKOUT (RC only)	VDD-0.7	—	-	V	IOH = -1.3 mA, VDD = 4.5V, -40° to +85°C				
			VDD-0.7		—	V	IOH = -1.0 mA, VDD = 4.5V, +125°C				
*D150	Vod	Open-Drain High Voltage			10* 8.5*	V	RA4 pin PIC16C62X, PIC16LC62X RA4 pin PIC16C62XA, PIC16LC62XA, PIC16CR62XA, PIC16LCR62XA				
*D150	Vod	Open-Drain High Voltage			10* 8.5*	V	RA4 pin PIC16C62X, PIC16LC62X RA4 pin PIC16C62XA, PIC16LC62XA, PIC16CR62XA, PIC16LCR62XA				
		Capacitive Loading Specs on Output Pins									
D100	COSC 2	OSC2 pin			15	pF	In XT, HS and LP modes when external clock used to drive OSC1.				
D101	Сю	All I/O pins/OSC2 (in RC mode)			50	pF					
		Capacitive Loading Specs on Output Pins									
D100	COSC 2	OSC2 pin			15	pF	In XT, HS and LP modes when external clock used to drive OSC1.				
D101	Сю	All I/O pins/OSC2 (in RC mode)			50	pF					

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16C62X(A) be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

**3:** Negative current is defined as coming out of the pin.

\*

## 12.5 DC CHARACTERISTICS: PIC16C620A/C621A/C622A-40<sup>(7)</sup> (Commercial) PIC16CR620A-40<sup>(7)</sup> (Commercial)

DC CH	IARAC	TERISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial						
Param No.	Sym	Characteristic	Min	Тур†	Мах	Unit	Conditions		
	VIL	Input Low Voltage							
		I/O ports							
D030		with TTL buffer	Vss	—	0.8V 0.15Vdd	V	VDD = 4.5V to 5.5V, otherwise		
D031		with Schmitt Trigger input	Vss		0.2VDD	V			
D032		MCLR, RA4/T0CKI, OSC1 (in RC mode)	Vss	—	0.2Vdd	V	(Note 1)		
D033		OSC1 (in XT and HS)	Vss	—	0.3VDD	V			
		OSC1 (in LP)	Vss	—	0.6Vdd - 1.0	V			
	Viн	Input High Voltage							
		I/O ports							
D040		with TTL buffer	2.0V	—	VDD	V	VDD = 4.5V to 5.5V, otherwise		
D044		with Ochavitt Triansations t	0.25 VDD + 0.8		VDD				
D041					VDD				
D042		MCLR RA4/TUCKI		_	VDD	V			
D043		OSC1 (A1, HS and LP) OSC1 (in RC mode)		_	VDD	v	(Note 1)		
D070	IPURB	PORTB Weak Pull-up Current	50	200	400	μА	$V_{DD} = 5.0V$ . VPIN = Vss		
	lil	Input Leakage Current <sup>(2, 3)</sup>							
		I/O ports (except PORTA)			±1.0	μA	VSS $\leq$ VPIN $\leq$ VDD, pin at hi-impedance		
D060		PORTA	_	_	±0.5	μA	Vss $\leq$ VPIN $\leq$ VDD, pin at hi-impedance		
D061		RA4/T0CKI	—	—	±1.0	μA	$Vss \le VPIN \le VDD$		
D063		OSC1, MCLR	_	—	±5.0	μA	$Vss \leq VPIN \leq VDD,$ XT, HS and LP osc configuration		
	Vol	Output Low Voltage							
D080		I/O ports	_	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40° to +85°C		
			—	—	0.6	V	IOL = 7.0 mA, VDD = 4.5V, +125°C		
D083		OSC2/CLKOUT (RC only)	—	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40° to +85°C		
		(2)	_		0.6	V	IOL = 1.2 mA, VDD = 4.5V, +125°C		
	Vон	Output High Voltage <sup>(3)</sup>							
D090		I/O ports (except RA4)	VDD-0.7	—	—	V	IOH = -3.0 mA, VDD = 4.5V, -40° to +85°C		
			VDD-0.7	—	—	V	IOH = -2.5 mA, VDD = 4.5V, +125°C		
D092		OSC2/CLKOUT (RC only)	VDD-0.7	—	—	V	IOH = -1.3 mA, VDD = 4.5V, -40° to +85°C		
*0450	1/25	On an Duain Ulink Matterna	VDD-0.7	_		V	IOH = -1.0 mA, VDD = 4.5V, +125°C		
"D150	VOD	Open Drain High Voltage			8.5	V	RA4 pin		
		Output Pins							
D100	Cosc2	OSC2 pin			15	pF	In XT, HS and LP modes when external clock used to drive OSC1		
D101	Сю	All I/O pins/OSC2 (in RC mode)			50	pF			

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD, MCLR = VDD; WDT enabled/disabled as specified.
 The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in bi-impedance state and tied to VDD or VSS.

 mode, with all I/O pins in hi-impedance state and tied to VDD or VSs.
 For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/ 2REXT (mA) with REXT in kΩ.

5: The  $\Delta$  current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

7: See Section 12.1 and Section 12.3 for 16C62X and 16CR62X devices for operation between 20 MHz and 40 MHz for valid modified characteristics.

## 12.9 Timing Diagrams and Specifications

#### FIGURE 12-12: EXTERNAL CLOCK TIMING



#### TABLE 12-3: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
1A	Fosc	External CLKIN Frequency <sup>(1)</sup>	DC	—	4	MHz	XT and RC Osc mode, VDD=5.0V
			DC	—	20	MHz	HS Osc mode
			DC	—	200	kHz	LP Osc mode
		Oscillator Frequency <sup>(1)</sup>	DC	—	4	MHz	RC Osc mode, VDD=5.0V
			0.1	_	4	MHz	XT Osc mode
			1	_	20	MHz	HS Osc mode
			DC	_	200	kHz	LP Osc mode
1	Tosc	External CLKIN Period <sup>(1)</sup>	250	_		ns	XT and RC Osc mode
			50	_		ns	HS Osc mode
			5	_	_	μS	LP Osc mode
		Oscillator Period <sup>(1)</sup>	250	_		ns	RC Osc mode
			250	_	10,000	ns	XT Osc mode
			50	_	1,000	ns	HS Osc mode
			5	_		μS	LP Osc mode
2	Тсү	Instruction Cycle Time <sup>(1)</sup>	1.0	Fosc/4	DC	μS	Tcys=Fosc/4
3*	TosL,	External Clock in (OSC1) High or	100*	_		ns	XT oscillator, Tosc L/H duty cycle
	TosH	Low Time	2*	_		μS	LP oscillator, Tosc L/H duty cycle
			20*	_		ns	HS oscillator, Tosc L/H duty cycle
4*	TosR,	External Clock in (OSC1) Rise or	25*	_		ns	XT oscillator
	TosF	Fall Time	50*	—	—	ns	LP oscillator
			15*	—	_	ns	HS oscillator

**2:** \* These parameters are characterized but not tested.

3: † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

20-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP)



	Units		INCHES*		Ν	<b>IILLIMETERS</b>	3
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		20			20	
Pitch	р		.026			0.65	
Overall Height	Α	.068	.073	.078	1.73	1.85	1.98
Molded Package Thickness	A2	.064	.068	.072	1.63	1.73	1.83
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25
Overall Width	E	.299	.309	.322	7.59	7.85	8.18
Molded Package Width	E1	.201	.207	.212	5.11	5.25	5.38
Overall Length	D	.278	.284	.289	7.06	7.20	7.34
Foot Length	L	.022	.030	.037	0.56	0.75	0.94
Lead Thickness	С	.004	.007	.010	0.10	0.18	0.25
Foot Angle	¢	0	4	8	0.00	101.60	203.20
Lead Width	В	.010	.013	.015	0.25	0.32	0.38
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

\* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-150 Drawing No. C04-072

DS30235J-page 116

## **APPENDIX A: ENHANCEMENTS**

The following are the list of enhancements over the PIC16C5X microcontroller family:

- Instruction word length is increased to 14 bits. This allows larger page sizes both in program memory (4K now as opposed to 512 before) and register file (up to 128 bytes now versus 32 bytes before).
- 2. A PC high latch register (PCLATH) is added to handle program memory paging. PA2, PA1, PA0 bits are removed from STATUS register.
- 3. Data memory paging is slightly redefined. STATUS register is modified.
- Four new instructions have been added: RETURN, RETFIE, ADDLW, and SUBLW.
   Two instructions TRIS and OPTION are being phased out, although they are kept for compatibility with PIC16C5X.
- 5. OPTION and TRIS registers are made addressable.
- 6. Interrupt capability is added. Interrupt vector is at 0004h.
- 7. Stack size is increased to 8 deep.
- 8. RESET vector is changed to 0000h.
- RESET of all registers is revisited. Five different RESET (and wake-up) types are recognized. Registers are reset differently.
- 10. Wake-up from SLEEP through interrupt is added.
- 11. Two separate timers, Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
- 12. PORTB has weak pull-ups and interrupt-onchange feature.
- 13. Timer0 clock input, T0CKI pin is also a port pin (RA4/T0CKI) and has a TRIS bit.
- 14. FSR is made a full 8-bit register.
- 15. "In-circuit programming" is made possible. The user can program PIC16CXX devices using only five pins: VDD, VSS, VPP, RB6 (clock) and RB7 (data in/out).
- PCON STATUS register is added with a Poweron-Reset (POR) STATUS bit and a Brown-out Reset STATUS bit (BOD).
- 17. Code protection scheme is enhanced such that portions of the program memory can be protected, while the remainder is unprotected.
- 18. PORTA inputs are now Schmitt Trigger inputs.
- 19. Brown-out Reset reset has been added.
- 20. Common RAM registers F0h-FFh implemented in bank1.

## **APPENDIX B: COMPATIBILITY**

To convert code written for PIC16C5X to PIC16CXX, the user should take the following steps:

- 1. Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- 3. Eliminate any data memory page switching. Redefine data variables to reallocate them.
- 4. Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- 5. Change RESET vector to 0000h.

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>-xx</u>	¥	<u>/xx</u>	xxx	E	xamples:
Device	Frequency Range	Temperature Range	Package	Pattern	a)	<ul> <li>PIC16C621A - 04/P 301 = Commercial temp PDIP package, 4 MHz, normal VDD limits, QT pattern #301.</li> </ul>
Device Frequency Range	PIC16C6 PIC16C6 PIC16C6 PIC16LC PIC16LC PIC16LC PIC16LC PIC16LC PIC16CF PIC16CF PIC16CC PIC16LC 04 200 04 4 M 20 20 M	52X: VDD range 3.0 52X: VDD range 3.0 52XA: VDD range 3.0 52XA: VDD range 2.5 562XA: VDD range 2.5 572XA: VD rang	/ to 6.0V // to 6.0V (Tape 0V to 5.5V 0V to 5.5V (Taj 5V to 6.0V .5V to 6.0V (Taj .5V to 5.5V 2.5V to 5.5V 2.5V to 5.5V 2.5V to 5.5V 2.5V to 5.5V 2.5V to 5.5V 2.0V to 5.5V 2.0V to 5.5V (Taj .5V to 5.5V .5V to 5.5V (Taj .5V to 5.5V)	e and Reel) be and Reel) be and Reel) ape and Reel) ape and Reel) Tape and Reel)	)	<ul> <li>PIC16LC622- 04I/SO = Industrial temp., SOI package, 200 kHz, extended VDD limits.</li> </ul>
emperature Range	e - = I = E =	0°C to +70°C -40°C to +85°C -40°C to +125°C				
Package	P = SO = SS = JW* =	PDIP SOIC (Gull Wing, SSOP (209 mil) Windowed CERD	, 300 mil body) NP			
Pattern	3-Digit Pa	attern Code for QTF	Optimize (blank otherwise)	se)		

\* JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type.

#### Sales and Support

#### **Data Sheets**

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

#### **New Customer Notification System**

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.