

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	896B (512 x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	80 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16lc620-04e-ss">https://www.e-xfl.com/product-detail/microchip-technology/pic16lc620-04e-ss</a>

### 4.2.2.3 INTCON Register

The INTCON register is a readable and writable register, which contains the various enable and flag bits for all interrupt sources except the comparator module. See Section 4.2.2.4 and Section 4.2.2.5 for a description of the comparator enable and flag bits.

**Note:** Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

### REGISTER 4-3: INTCON REGISTER (ADDRESS 0BH OR 8BH)

R/W-0	R/W-x						
GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF
bit 7							bit 0

- |       |  |
|-------|--|
| bit 7 | <b>GIE:</b> Global Interrupt Enable bit<br>1 = Enables all un-masked interrupts<br>0 = Disables all interrupts   |
| bit 6 | <b>PEIE:</b> Peripheral Interrupt Enable bit<br>1 = Enables all un-masked peripheral interrupts<br>0 = Disables all peripheral interrupts  |
| bit 5 | <b>T0IE:</b> TMR0 Overflow Interrupt Enable bit<br>1 = Enables the TMR0 interrupt<br>0 = Disables the TMR0 interrupt   |
| bit 4 | <b>INTE:</b> RB0/INT External Interrupt Enable bit<br>1 = Enables the RB0/INT external interrupt<br>0 = Disables the RB0/INT external interrupt  |
| bit 3 | <b>RBIE:</b> RB Port Change Interrupt Enable bit<br>1 = Enables the RB port change interrupt<br>0 = Disables the RB port change interrupt  |
| bit 2 | <b>T0IF:</b> TMR0 Overflow Interrupt Flag bit<br>1 = TMR0 register has overflowed (must be cleared in software)<br>0 = TMR0 register did not overflow                                      |
| bit 1 | <b>INTF:</b> RB0/INT External Interrupt Flag bit<br>1 = The RB0/INT external interrupt occurred (must be cleared in software)<br>0 = The RB0/INT external interrupt did not occur          |
| bit 0 | <b>RBIF:</b> RB Port Change Interrupt Flag bit<br>1 = When at least one of the RB<7:4> pins changed state (must be cleared in software)<br>0 = None of the RB<7:4> pins have changed state |

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared      x = Bit is unknown

TABLE 3-1: PIC16C62X PINOUT DESCRIPTION

Name	DIP/SOIC Pin #	SSOP Pin #	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	16	18	I	ST/CMOS	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	17	O	—	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
MCLR/VPP	4	4	I/P	ST	Master Clear (Reset) input/programming voltage input. This pin is an Active Low Reset to the device.
RA0/AN0	17	19	I/O	ST	PORTA is a bi-directional I/O port. Analog comparator input
RA1/AN1	18	20	I/O	ST	Analog comparator input
RA2/AN2/VREF	1	1	I/O	ST	Analog comparator input or VREF output
RA3/AN3	2	2	I/O	ST	Analog comparator input /output
RA4/T0CKI	3	3	I/O	ST	Can be selected to be the clock input to the Timer0 timer/counter or a comparator output. Output is open drain type.
RB0/INT	6	7	I/O	TTL/ST <sup>(1)</sup>	PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs. RB0/INT can also be selected as an external interrupt pin.
RB1	7	8	I/O	TTL	
RB2	8	9	I/O	TTL	
RB3	9	10	I/O	TTL	
RB4	10	11	I/O	TTL	Interrupt-on-change pin.
RB5	11	12	I/O	TTL	Interrupt-on-change pin.
RB6	12	13	I/O	TTL/ST <sup>(2)</sup>	Interrupt-on-change pin. Serial programming clock.
RB7	13	14	I/O	TTL/ST <sup>(2)</sup>	Interrupt-on-change pin. Serial programming data.
Vss	5	5,6	P	—	Ground reference for logic and I/O pins.
Vdd	14	15,16	P	—	Positive supply for logic and I/O pins.

Legend:

O = output

I/O = input/output

P = power

— = Not used

I = Input

ST = Schmitt Trigger input

TTL = TTL input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

# PIC16C62X

## 3.1 Clocking Scheme/Instruction Cycle

C1CI


1 2 I  
PC 1

## 3.2 Instruction Flow/Pipelining


IC 1  
2



FIGURE 3-2: CLOCK/INSTRUCTION CYCLE



EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



Note: All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline, while the new instruction is being fetched and then executed.


# PIC16C62X

## 5.2 PORTB and TRISB Registers



P  
I  
IC

FIGURE 5-5: BLOCK DIAGRAM OF RB<7:4> PINS



P

P  
I  
II  
P


2I

Note: I I

2I

P  
PP

FIGURE 5-6: BLOCK DIAGRAM OF RB<3:0> PINS



---

 6.3.1 SWITCHING PRESCALER  
ASSIGNMENT

62

**61**EXAMPLE 6-1: CHANGING PRESCALER  
(TIMERO WDT)

1.BCF	STATUS, RPO	;Skip if already in ;Bank 0
2.CLRWDT		;Clear WDT
3.CLRF	TMRO	;Clear TMRO & Prescaler
4.BSF	STATUS, RPO	;Bank 1
5.MOVlw	'00101111 b:	;These 3 lines (5, 6, 7) ;are required only if ;desired PS<2:0> are
6.MOVwf	OPTION	:000 or 001
7.CLRWDT		;Set Postscaler to
8.MOVlw	'00101xxx b	1111 1111 1111 1111
9.MOVwf	OPTION	0000 000x 0000 000u
10.BCF	STATUS, RPO	;Return to Bank 0

EXAMPLE 6-2: CHANGING PRESCALER  
(WDT TIMERO)

CLRWDT		;Clear WDT and ;prescaler
BSF	STATUS, RPO	;Select TMRO, new ;prescale value and ;clock source
MOVlw	b'xxxxOxxx'	
MOVwf	OPTION_REG	
BCF	STATUS, RPO	

TABLE 6-1: REGISTERS ASSOCIATED WITH TIMERO

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other RESETS
01h	TMRO	Timer0 module register							xxxx xxxx	uuuu uuuu	
0Bh/8Bh	INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
81h	OPTION	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	—	—	—	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	---1 1111	---1 1111

Note:

# PIC16C62X

---

---

NOTES:

## 7.0 COMPARATOR MODULE

CC 1

1

C

REGISTER 7-1: CMCON REGISTER (ADDRESS 1Fh)

<b>C2</b>	<b>C1</b>				<b>Cl</b>	<b>C2</b>	<b>C1</b>	<b>C</b>	
-----------	-----------	--	--	--	-----------	-----------	-----------	----------	--

C2OUT**C2**

1**C2**      IN**C2**      IN  
0**C2**      IN**C2**      IN

6            C1OUT**C1**

1**C1**      IN**C1**      IN  
0**C1**      IN**C1**      IN

Unimplemented:

CIS **Cl**

**C21**

1**C1**      IN  
0**C1**      IN

**C21**

1**C1**      IN  
**C2**      IN**2**  
0**C1**      IN  
**C2**      IN**1**

2            CM<2:0:**C**

**P**      1

























FIGURE 4-4: DATA MEMORY MAP FOR THE PIC16C620/621

File Address		File Address
00h	INDF <sup>(1)</sup>	80h
01h	TMR0	81h
02h	PCL	82h
03h	STATUS	83h
04h	FSR	84h
05h	PORTA	85h
06h	PORTB	86h
07h		87h
08h		88h
09h		89h
0Ah	PCLATH	8Ah
0Bh	INTCON	8Bh
0Ch	PIR1	8Ch
0Dh		8Dh
0Eh		8Eh
0Fh		8Fh
10h		90h
11h		91h
12h		92h
13h		93h
14h		94h
15h		95h
16h		96h
17h		97h
18h		98h
19h		99h
1Ah		9Ah
1Bh		9Bh
1Ch		9Ch
1Dh		9Dh
1Eh		9Eh
1Fh	CMCON	VRCON
20h	General Purpose Register	
6Fh		
70h		
7Fh		FFh
	Bank 0	Bank 1

Unimplemented data memory locations, read as '0'.

Note 1: Not a physical register.

FIGURE 4-5: DATA MEMORY MAP FOR THE PIC16C622

File Address		File Address
00h	INDF <sup>(1)</sup>	80h
01h	TMR0	81h
02h	PCL	82h
03h	STATUS	83h
04h	FSR	84h
05h	PORTA	85h
06h	PORTB	86h
07h		87h
08h		88h
09h		89h
0Ah	PCLATH	8Ah
0Bh	INTCON	8Bh
0Ch	PIR1	8Ch
0Dh		8Dh
0Eh		8Eh
0Fh		8Fh
10h		90h
11h		91h
12h		92h
13h		93h
14h		94h
15h		95h
16h		96h
17h		97h
18h		98h
19h		99h
1Ah		9Ah
1Bh		9Bh
1Ch		9Ch
1Dh		9Dh
1Eh		9Eh
1Fh	CMCON	VRCON
20h	General Purpose Register	General Purpose Register
A0h		
BFh		
C0h		
7Fh		FFh
	Bank 0	Bank 1

Unimplemented data memory locations, read as '0'.

Note 1: Not a physical register.