E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	896B (512 x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	80 × 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc620-04i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 3-1: BLOCK DIAGRAM



OPTION Register 4.2.2.2

The OPTION register is a readable and writable register, which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0 and the weak pull-ups on PORTB.

Note:	To achieve a 1:1 prescaler assignment for
	TMR0, assign the prescaler to the WDT
	(PSA = 1).

REGISTER 4-2:	OPTION REGISTER (ADDRESS 81H)
---------------	-------------------------------

RBPU INTEDG TOCS TOSE bit 7 bit 7 RBPU: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual por bit 6 INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin bit 5 TOCS: TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) bit 4 TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA: Prescaler Assignment bit	PSA t latch va DCKI pin DCKI pin	PS2	PS1	PS0 bit 0				
bit 7 RBPU: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual por bit 6 INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) bit 4 TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA: Prescaler Assignment bit	t latch va DCKI pin DCKI pin	alues		bit 0				
bit 7 RBPU: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual por bit 6 INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin bit 5 TOCS: TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) bit 4 TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA: Prescaler Assignment bit	t latch va DCKI pin DCKI pin	alues						
bit 7 RBPU: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual por bit 6 INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin bit 5 T0CS: TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) bit 4 T0SE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA: Prescaler Assignment bit	rt latch va DCKI pin DCKI pin	alues						
1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual por bit 6 INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin bit 5 TOCS: TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) bit 4 TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA: Prescaler Assignment bit	t latch va DCKI pin DCKI pin	alues						
 bit 6 INTEDG: Interrupt Edge Select bit Interrupt on rising edge of RB0/INT pin Interrupt on falling edge of RB0/INT pin Interrupt on falling edge of RB0/INT pin bit 5 TOCS: TMR0 Clock Source Select bit Transition on RA4/T0CKI pin Internal instruction cycle clock (CLKOUT) bit 4 TOSE: TMR0 Source Edge Select bit Increment on high-to-low transition on RA4/T0 Increment on low-to-high transition on RA4/T0 bit 3)CKI pin)CKI pin	alues						
bit 6 INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin bit 5 TOCS: TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) bit 4 TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA: Prescaler Assignment bit	DCKI pin DCKI pin							
1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin bit 5 T0CS : TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) bit 4 T0SE : TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA : Prescaler Assignment bit)CKI pin)CKI pin							
 bit 5 TOCS: TMR0 Clock Source Select bit Transition on RA4/T0CKI pin Transition on RA4/T0CKI pin Internal instruction cycle clock (CLKOUT) bit 4 TOSE: TMR0 Source Edge Select bit Increment on high-to-low transition on RA4/T0 Increment on low-to-high transition on RA4/T0 bit 3)CKI pin)CKI pin							
bit 5 TOCS : TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) bit 4 TOSE : TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA : Prescaler Assignment bit)CKI pin)CKI pin							
1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) bit 4 T0SE : TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA : Prescaler Assignment bit)CKI pin)CKI pin							
 0 = Internal instruction cycle clock (CLKOUT) bit 4 T0SE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA: Prescaler Assignment bit)CKI pin)CKI pin							
bit 4 TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA: Prescaler Assignment bit)CKI pin)CKI pin							
1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA : Prescaler Assignment bit	CKI pin CKI pin							
0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA : Prescaler Assignment bit	OCKI pin							
bit 3 PSA : Prescaler Assignment bit								
	PSA: Prescaler Assignment bit							
1 = Prescaler is assigned to the WDT	1 = Prescaler is assigned to the WDT							
0 = Prescaler is assigned to the Timer0 module								
bit 2-0 PS<2:0> : Prescaler Rate Select bits								
Bit Value TMR0 Rate WDT Rate								
000 1:2 1:1								
001 1:4 1:2								
101 1:64 1:32								
110 1:128 1:64								
111 1:256 1:128								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

5.0 I/O PORTS

The PIC16C62X have two ports, PORTA and PORTB. Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

5.1 PORTA and TRISA Registers

PORTA is a 5-bit wide latch. RA4 is a Schmitt Trigger input and an open drain output. Port RA4 is multiplexed with the T0CKI clock input. All other RA port pins have Schmitt Trigger input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers), which can configure these pins as input or output.

A '1' in the TRISA register puts the corresponding output driver in a Hi-impedance mode. A '0' in the TRISA register puts the contents of the output latch on the selected pin(s).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

The PORTA pins are multiplexed with comparator and voltage reference functions. The operation of these pins are selected by control bits in the CMCON (comparator control register) register and the VRCON (voltage reference control register) register. When selected as a comparator input, these pins will read as '0's.

FIGURE 5-1: BLOCK DIAGRAM OF RA1:RA0 PINS



Note:	On RESET, the TRISA register is set to all
	inputs. The digital inputs are disabled and
	the comparator inputs are forced to ground
	to reduce excess current consumption.

TRISA controls the direction of the RA pins, even when they are being used as comparator inputs. The user must make sure to keep the pins configured as inputs when using them as comparator inputs.

The RA2 pin will also function as the output for the voltage reference. When in this mode, the VREF pin is a very high impedance output and must be buffered prior to any external load. The user must configure TRISA<2> bit as an input and use high impedance loads.

In one of the Comparator modes defined by the CMCON register, pins RA3 and RA4 become outputs of the comparators. The TRISA<4:3> bits must be cleared to enable outputs to use this function.

EXAMPLE 5-1: INITIALIZING PORTA

CLRF	PORTA	;Initialize PORTA by setting ;output data latches
MOVLW	0X07	;Turn comparators off and
MOVWF	CMCON	;enable pins for I/O ;functions
BSF	STATUS, RPO	;Select Bank1
MOVLW	0x1F	;Value used to initialize
		;data direction
MOVWF	TRISA	;Set RA<4:0> as inputs
		;TRISA<7:5> are always
		;read as '0'.

FIGURE 5-2: BLOCK DIAGRAM OF RA2 PIN



TABLE 5-1:PORTA FUNCTIONS

Name	Bit #	Buffer Type	Function			
RA0/AN0	bit0	ST	Input/output or comparator input			
RA1/AN1	bit1	ST	Input/output or comparator input			
RA2/AN2/VREF	bit2	ST	Input/output or comparator input or VREF output			
RA3/AN3	bit3	ST	Input/output or comparator input/output			
RA4/T0CKI	bit4	ST	Input/output or external clock input for TMR0 or comparator output. Output is open drain type.			

Legend: ST = Schmitt Trigger input

TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other RESETS
05h	PORTA		_		RA4	RA3	RA2	RA1	RA0	x 0000	u 0000
85h	TRISA	_	_	_	TRISA 4	TRISA 3	TRISA 2	TRISA 1	TRISA 0	1 1111	1 1111
1Fh	CMCON	C2OUT	C1OUT	_	_	CIS	CM2	CM1	CM0	00 0000	00 0000
9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	000- 0000

Legend: — = Unimplemented locations, read as '0', u = unchanged, x = unknown

Note: Shaded bits are not used by PORTA.

5.2 PORTB and TRISB Registers

PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. A '1' in the TRISB register puts the corresponding output driver in a High Impedance mode. A '0' in the TRISB register puts the contents of the output latch on the selected pin(s).

Reading PORTB register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

Each of the PORTB pins has a weak internal pull-up ($\approx 200 \ \mu A \ typical$). A single control bit can turn on all the pull-ups. This is done by clearing the RBPU (OPTION<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on Power-on Reset.

Four of PORTB's pins, RB<7:4>, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (e.g., any RB<7:4> pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB<7:4>) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB<7:4> are OR'ed together to generate the RBIF interrupt (flag latched in INTCON<0>).

FIGURE 5-5: BLOCK DIAGRAM OF RB<7:4> PINS



This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a key pad and make it possible for wake-up on key-depression. (See AN552, "Implementing Wake-Up on Key Strokes.)

Note:	If a change on the I/O pin should occur		
	when the read operation is being executed		
	(start of the Q2 cycle), then the RBIF inter-		
	rupt flag may not get set.		

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.





9.0 SPECIAL FEATURES OF THE CPU

Special circuits to deal with the needs of real-time applications are what sets a microcontroller apart from other processors. The PIC16C62X family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection.

These are:

- 1. OSC selection
- 2. RESET Power-on Reset (POR) Power-up Timer (PWRT) Oscillator Start-up Timer (OST) Brown-out Reset (BOR)
- 3. Interrupts
- 4. Watchdog Timer (WDT)
- 5. SLEEP
- 6. Code protection
- 7. ID Locations
- 8. In-Circuit Serial Programming™

The PIC16C62X devices have a Watchdog Timer which is controlled by configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. There is also circuitry to RESET the device if a brown-out occurs, which provides at least a 72 ms RESET. With these three functions on-chip, most applications need no external RESET circuitry.

The SLEEP mode is designed to offer a very low current Power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options.

FIGURE 9-11: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP) Vdd Vdd D R R1 MCLR PIC16C62X С Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down. **2:** < 40 k Ω is recommended to make sure that voltage drop across R does not violate the device's electrical specification. **3:** R1 = 100Ω to 1 k Ω will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin

breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

FIGURE 9-12: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1



- Note 1: This circuit will activate RESET when VDD goes below (Vz + 0.7V) where Vz = Zener voltage.
 - **2:** Internal Brown-out Reset circuitry should be disabled when using this circuit.

FIGURE 9-13: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



3: Resistors should be adjusted for the characteristics of the transistor.

FIGURE 9-14: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 3



This brown-out protection circuit employs Microchip Technology's MCP809 microcontroller supervisor. The MCP8XX and MCP1XX families of supervisors provide push-pull and open collector outputs with both high and low active RESET pins. There are 7 different trip point selections to accommodate 5V and 3V systems.

9.5 Interrupts

The PIC16C62X has 4 sources of interrupt:

- External interrupt RB0/INT
- TMR0 overflow interrupt
- PORTB change interrupts (pins RB<7:4>)
- · Comparator interrupt

The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register. GIE is cleared on RESET.

The "return from interrupt" instruction, RETFIE, exits interrupt routine, as well as sets the GIE bit, which reenable RB0/INT interrupts.

The INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flag is contained in the special register PIR1. The corresponding interrupt enable bit is contained in special registers PIE1.

When an interrupt is responded to, the GIE is cleared to disable any further interrupt, the return address is pushed into the stack and the PC is loaded with 0004h.

FIGURE 9-15: INTERRUPT LOGIC

Once in the interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid RB0/ INT recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 9-16). The latency is the same for one or two cycle instructions. Once in the interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

- Note 1: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.
 - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The CPU will execute a NOP in the cycle immediately following the instruction which clears the GIE bit. The interrupts which were ignored are still pending to be serviced when the GIE bit is set again.



DECFSZ	Decrement f, Skip if 0					
Syntax:	[label] DECFSZ f,d					
Operands:	$0 \le f \le 127$ $d \in [0,1]$					
Operation:	(f) - 1 \rightarrow (dest); skip if result = 0					
Status Affected:	None					
Encoding:	00 1011 dfff ffff					
Description:	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 0, the next instruc- tion, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction.					
Words:	1					
Cycles:	1(2)					
Example	HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • • •					
	After Instruction CNT = CNT - 1 if CNT = 0, PC = address CONTINUE if CNT ≠ 0, PC = address HERE+1					
GOTO	Unconditional Branch					
Syntax:	[<i>label</i>] GOTO k					
Operands:	$0 \leq k \leq 2047$					
Operation:	k → PC<10:0> PCLATH<4:3> → PC<12:11>					
Status Affected:	None					
Encoding:	10 1kkk kkkk kkkk					
Description:	GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two- cycle instruction.					
Words:	1					
Cycles:	2					
Example	GOTO THERE					
	After Instruction PC = Address THERE					

INCF	Increment f
Syntax:	[<i>label</i>] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) + 1 \rightarrow (dest)
Status Affected:	Z
Encoding:	00 1010 dfff ffff
Description:	incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.
Words:	1
Cycles:	1
Example	INCF CNT, 1
	Before Instruction CNT = 0xFF Z = 0 After Instruction CNT = 0x00 Z = 1

NOTES:

11.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB C30 C Compiler
 - MPLAB ASM30 Assembler/Linker/Library
- · Simulators
 - MPLAB SIM Software Simulator
- MPLAB dsPIC30 Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
 - PRO MATE® II Universal Device Programmer
 - PICSTART[®] Plus Development Programmer
- Low Cost Demonstration Boards
 - PICDEM[™] 1 Demonstration Board
 - PICDEM.net[™] Demonstration Board
 - PICDEM 2 Plus Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 4 Demonstration Board
 - PICDEM 17 Demonstration Board
 - PICDEM 18R Demonstration Board
 - PICDEM LIN Demonstration Board
 - PICDEM USB Demonstration Board
- Evaluation Kits
 - KEELOQ®
 - PICDEM MSC
 - microID®
 - CAN
 - PowerSmart®
 - Analog

11.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] based application that contains:

- · An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- · A multiple project manager
- Customizable data windows with direct edit of contents
- · High level source code debugging
- Mouse over variable inspection
- Extensive on-line help
- The MPLAB IDE allows you to:
- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files (assembly or C)
 - absolute listing file (mixed assembly and C)
 - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

11.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- · User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process











12.4 DC Characteristics: PIC16C62X/C62XA/CR62XA (Commercial, Industrial, Extended) PIC16LC62X/LC62XA/LCR62XA (Commercial, Industrial, Extended)

PIC16C62X/C62XA/CR62XA			$\label{eq:standard} \begin{array}{ c c c } \hline \textbf{Standard Operating Conditions (unless otherwise stated)} \\ \hline \textbf{Operating temperature} & -40^{\circ}\text{C} & \leq \text{Ta} \leq +85^{\circ}\text{C} \text{ for industrial and} \\ & 0^{\circ}\text{C} & \leq \text{Ta} \leq +70^{\circ}\text{C} \text{ for commercial and} \\ & -40^{\circ}\text{C} & \leq \text{Ta} \leq +125^{\circ}\text{C} \text{ for extended} \\ \hline \end{array}$					
PIC16LC62X/LC62XA/LCR62XA			Standa Operatii	r d Ope ng tem	erating C perature	onditio -40°C 0°C -40°C	The second states and the second states and the second states and the second states and the second states are states and the second states are states as the second states are states are states as the second states are states as the second states are states are states as the second states are st	
Param. No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions	
	VIL	Input Low Voltage						
		I/O ports						
D030		with TTL buffer	Vss	—	0.8V 0.15 VDD	V	VDD = 4.5V to 5.5V otherwise	
D031		with Schmitt Trigger input	Vss		0.2 Vdd	V		
D032		MCLR, RA4/T0CKI,OSC1 (in RC mode)	Vss	—	0.2 VDD	V	(Note 1)	
D033		OSC1 (in XT and HS)		—	0.3 VDD	V		
		OSC1 (in LP)	Vss	—	0.6 Vdd- 1.0	V		
	VIL	Input Low Voltage						
		I/O ports						
D030		with TTL buffer	Vss	-	0.8V 0.15 VDD	V	VDD = 4.5V to 5.5V otherwise	
D031		with Schmitt Trigger input	Vss	—	0.2 VDD	V		
D032		MCLR, RA4/T0CKI,OSC1 (in RC mode)	Vss	—	0.2 VDD	V	(Note 1)	
D033		OSC1 (in XT and HS)	Vss	—	0.3 VDD	V		
		OSC1 (in LP)	Vss	—	0.6 Vdd- 1.0	V		
	VIH	Input High Voltage						
		I/O ports						
D040		with TTL buffer	2.0V 0.25 VDD + 0.8V	_	Vdd Vdd	V	V _{DD} = 4.5V to 5.5V otherwise	
D041		with Schmitt Trigger input	0.8 VDD	_	VDD			
D042		MCLR RA4/T0CKI	0.8 Vdd	_	Vdd	V		
D043 D043A		OSC1 (XT, HS and LP) OSC1 (in RC mode)	0.7 Vdd 0.9 Vdd	—	Vdd	V	(Note 1)	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16C62X(A) be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

12.9 Timing Diagrams and Specifications

FIGURE 12-12: EXTERNAL CLOCK TIMING



TABLE 12-3: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
1A	Fosc	External CLKIN Frequency ⁽¹⁾	DC	—	4	MHz	XT and RC Osc mode, VDD=5.0V
			DC	—	20	MHz	HS Osc mode
			DC	—	200	kHz	LP Osc mode
		Oscillator Frequency ⁽¹⁾	DC	—	4	MHz	RC Osc mode, VDD=5.0V
			0.1	_	4	MHz	XT Osc mode
			1	_	20	MHz	HS Osc mode
			DC	_	200	kHz	LP Osc mode
1	Tosc	External CLKIN Period ⁽¹⁾	250	_		ns	XT and RC Osc mode
			50	_		ns	HS Osc mode
			5	_	_	μS	LP Osc mode
		Oscillator Period ⁽¹⁾	250	_		ns	RC Osc mode
			250	_	10,000	ns	XT Osc mode
			50	_	1,000	ns	HS Osc mode
			5	_		μS	LP Osc mode
2	Тсү	Instruction Cycle Time ⁽¹⁾	1.0	Fosc/4	DC	μS	Tcys=Fosc/4
3*	TosL,	External Clock in (OSC1) High or	100*	_		ns	XT oscillator, Tosc L/H duty cycle
	TosH	Low Time	2*	_		μS	LP oscillator, Tosc L/H duty cycle
			20*	_		ns	HS oscillator, Tosc L/H duty cycle
4*	TosR,	External Clock in (OSC1) Rise or	25*	_		ns	XT oscillator
	TosF	Fall Time	50*	—	—	ns	LP oscillator
			15*	—	_	ns	HS oscillator

2: * These parameters are characterized but not tested.

3: † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

FIGURE 12-16: TIMER0 CLOCK TIMING



TABLE 12-6: TIMER0 CLOCK REQUIREMENTS	TABLE 12-6:	TIMER0 CLOCK REQUIREMENTS
---------------------------------------	-------------	---------------------------

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5 Tcy + 20*	—	—	ns	
			With Prescaler	10*	—		ns	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5 Tcy + 20*	—	-	ns	
			With Prescaler	10*	—	-	ns	
42	Tt0P	T0CKI Period		$\frac{\text{TCY} + 40}{\text{N}}^*$	-		ns	N = prescale value (1, 2, 4,, 256)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

20-Lead Plastic Shrink Small Outline (SS) - 209 mil, 5.30 mm (SSOP)



		INCHES*		MILLIMETERS			
Dimension	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		20			20	
Pitch	р		.026			0.65	
Overall Height	Α	.068	.073	.078	1.73	1.85	1.98
Molded Package Thickness	A2	.064	.068	.072	1.63	1.73	1.83
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25
Overall Width	E	.299	.309	.322	7.59	7.85	8.18
Molded Package Width	E1	.201	.207	.212	5.11	5.25	5.38
Overall Length	D	.278	.284	.289	7.06	7.20	7.34
Foot Length	L	.022	.030	.037	0.56	0.75	0.94
Lead Thickness	С	.004	.007	.010	0.10	0.18	0.25
Foot Angle	¢	0	4	8	0.00	101.60	203.20
Lead Width	В	.010	.013	.015	0.25	0.32	0.38
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-150 Drawing No. C04-072

DS30235J-page 116

14.1 Package Marking Information



Legenc	I: XXX Y YY WW NNN	Customer specific information* Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code
Note:	In the even be carried for custom	nt the full Microchip part number cannot be marked on one line, it will over to the next line thus limiting the number of available characters her specific information.

* Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

NOTES:

N
NOP Instruction
0
One-Time-Programmable (OTP) Devices7
OPTION Instruction
OPTION Register
Oscillator Configurations
Oscillator Start-up Timer (OST)50
Р
Package Marking Information
Packaging Information
PCL and PCLATH
PCON Register
PICkit 1 FLASH Starter Kit79
PICSTART Plus Development Programmer77
PIE1 Register
PIR1 Register
Port RB Interrupt
PORTA
PORTB
Power Control/Status Register (PCON)
Power-Down Mode (SLEEP)
Power-On Reset (POR)
Power-up Timer (PWRT)
Prescaler
PRO MATE II Universal Device Programmer
Program Memory Organization
Q
Quick-Turnaround-Production (QTP) Devices
R
RC Oscillator
Reset49
RETFIE Instruction70
RETLW Instruction70
RETURN Instruction70
RLF Instruction71
RRF Instruction71
S

0	
Serialized Quick-Turnaround-Production (SQTP) De	vices 7
SLEEP Instruction	71
Software Simulator (MPLAB SIM)	76
Software Simulator (MPLAB SIM30)	76
Special Features of the CPU	45
Special Function Registers	17
Stack	23
Status Register	18
SUBLW Instruction	72
SUBWF Instruction	72
SWAPF Instruction	73

Т

Timer0	
TIMER0	
TIMER0 (TMR0) Interrupt	
TIMER0 (TMR0) Module	
TMR0 with External Clock	
Timer1	
Switching Prescaler Assignment	35
Timing Diagrams and Specifications	
TMR0 Interrupt	
TRIS Instruction	73
TRISA	
TRISB	

v

Voltage Reference Module VRCON Register	43 43
W	
Watchdog Timer (WDT)	. 58
WWW, On-Line Support	3
X	
XORLW Instruction	. 73
XORWF Instruction	.73