



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	896B (512 x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	96 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc620a-04-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

FIGURE 3-1: BLOCK DIAGRAM



3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.

3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



FIGURE 3-2: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



4.2.2.1 STATUS Register

The STATUS register, shown in Register 4-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000uuluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any STATUS bit. For other instructions not affecting any STATUS bits, see the "Instruction Set Summary".

- Note 1: The IRP and RP1 bits (STATUS<7:6>) are not used by the PIC16C62X and should be programmed as '0'. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
 - 2: The <u>C and DC bits</u> operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 4-1: STATUS REGISTER (ADDRESS 03H OR 83H)

Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
bit 7	•						bit 0
IRP: Regis	ster Bank Sele	ect bit (used	d for indirect	addressing)		
1 = Bank 2	2, 3 (100h - 1F	FFh)					
0 = Bank (The IRP hi), 1 (UUN - FFI it is reserved	n) on the PIC:	16C62X alw	/avs maintai	in this hit cle	ar	
RP<1·0>	Register Banl	C Select hits	s (used for c	lirect addres	sina)		
01 = Bank	1 (80h - FFh)			Joinig)		
00 = Bank	0 (00h - 7Fh))					
Each bank	is 128 bytes.	The RP1 b	oit is reserve	ed on the Pl	C16C62X; a	lways maint	ain this bit
clear.							
IU: Time-o			tion of at t	I Dinatruati	~~		
1 = Alter p 0 = A WD1	ower-up, сък Г time-out осо	curred		EP Instructi	on		
PD: Power	r-down bit						
1 = After p	ower-up or by	/ the CLRWI	DT instructio	n			
0 = By exe	ecution of the	SLEEP inst	ruction				
Z: Zero bit							
1 = The re	sult of an ariti	hmetic or lo	gic operatio	n is zero	`		
	orry/borrow b) instructions)(for borrow)	the polarity
is reversed	any/bonow b 1)	IL (ADDWF ,	ADDLW, SU	вым, зовиг	Instructions		the polarity
1 = A carry	/-out from the	4th low or	der bit of the	result occu	rred		
0 = No car	ry-out from th	e 4th low o	rder bit of th	ie result			
C: Carry/b	orrow bit (ADI	DWF, ADDI	W,SUBLW,S	SUBWF instr	uctions)		
1 = A carry	/-out from the	Most Signi	ficant bit of	the result of	ccurred		
0 = No car	ry-out from th	ie Most Sig	nificant dit o		occurrea	مرامي مراما	
Note:	complement	of the seco	s reversed. nd operand	For rotate	ON IS EXECUT) instruction	s this bit is
	loaded with e	ither the high	gh or low or	der bit of the	e source reg	ister.	o, and bit lo
Legend:							
R = Reada	able bit	VV = VV	ritable bit	U = Unin	nplemented	bit, read as	'0'
- n = Value	e at POR	'1' = Bi	t is set	'0' = Bit i	s cleared	x = Bit is u	nknown
	Reserved IRP bit 7 IRP: Regis 1 = Bank 2 0 = Bank 0 The IRP bit RP<1:0>: 01 = Bank 0 RP<1:0>: 01 = Bank 0 Bank 0 RP<1:0>: 01 = Bank 0 RP<1:0>: 01 = Bank 0 RP<1:0>: 0 = Bank 0 I = After p 0 = A WD1 PD: Power 1 = After p 0 = By exee Z: Zero bit 1 = The re 0 = The re DC: Digit c is reversed 1 = A carry 0 = No car C: Carry/b 1 = A carry 0 = No car Note: Legend: R = Reada - n = Value	ReservedReservedIRPRP1bit 7IRP: Register Bank Sele1 = Bank 2, 3 (100h - 1f0 = Bank 0, 1 (00h - FFIThe IRP bit is reservedRP<1:0>: Register Bank01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes.clear.TO: Time-out bit1 = After power-up, CLR0 = A WDT time-out occPD: Power-down bit1 = After power-up or by0 = By execution of theZ: Zero bit1 = The result of an arith0 = The result of an arith0 = The result of an arith0 = No carry-out from the0 = No carry-out from the1 = A carry-out from the0 = No carry-out from the0 = No carry-out from the1 = A carry-out from the0 = No carry-out from the0 = No carry-out from the0 = No carry-out from the1 = A carry out from the1 = A carry out from the<	ReservedRevolR/W-0IRPRP1RP0bit 7IRP: Register Bank Select bit (used1 = Bank 2, 3 (100h - 1FFh)0 = Bank 0, 1 (00h - FFh)The IRP bit is reserved on the PIC? RP<1:0> : Register Bank Select bits01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes. The RP1 bitclear. TO : Time-out bit1 = After power-up, CLRWDT instruct0 = A WDT time-out occurred PD : Power-down bit1 = After power-up or by the CLRWD0 = By execution of the SLEEP inst Z : Zero bit1 = The result of an arithmetic or lo0 = The result of an arithmetic or lo0 = The result of an arithmetic or lo0 = C: Digit carry/borrow bit (ADDWF, is reversed)1 = A carry-out from the 4th low or0 = No carry-out from the Most Signi0 = No carry-out from the Most Signi <td>Reserved R/W-0 R-1 IRP RP1 RP0 TO bit 7 IRP: Register Bank Select bit (used for indirect 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh) The IRP bit is reserved on the PIC16C62X; alw RP<1:0>: Register Bank Select bits (used for d 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved clear. TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLE 0 = A WDT time-out occurred PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 2: Zero bit 1 = The result of an arithmetic or logic operation DC: Digit carry/borrow bit (ADDWF, ADDLW, SUD is reversed) 1 = A carry-out from the 4th low order bit of the 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Mo</td> <td>Reserved Revol R-1 R-1 R-1 IRP RP1 RP0 TO PD bit 7 IRP: Register Bank Select bit (used for indirect addressing 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh) The IRP bit is reserved on the PIC16C62X; always maintait RP<1:0>: Register Bank Select bits (used for direct address 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved on the PIC clear. TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction 2: Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF is reversed) 1 = A carry-out from the 4th low order bit of the result occur 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 =</td> <td>Reserved Reserved R/W-0 R-1 R-1 R/W-x IRP RP1 RP0 TO PD Z bit 7 IRP: Register Bank Select bit (used for indirect addressing) 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh) The IRP bit is reserved on the PIC16C62X; always maintain this bit cle RP<1:0>: Register Bank Select bits (used for direct addressing) 01 = Bank 1 (80h - FFh) 0 = Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; a clear. TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 0 = A WDT time-out occurred PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction 2 Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 = A carry-out from the 4th low order bit of the result C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred</td> <td>Reserved Reserved R/W-0 R-1 R-1 R/W-x R/W-x IRP RP1 RP0 TO PD Z DC bit 7 IRP: Register Bank Select bit (used for indirect addressing) 1 Bank 2, 3 (100h - 1FFh) 0 Bank 0, 1 (00h - FFh) The IRP bit is reserved on the PIC16C62X; always maintain this bit clear. RP<1:0>: Register Bank Select bits (used for direct addressing) 01 = Bank 1 (80h - FFh) 00 Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; always maintain thicear. TO: Time-out bit 1 After power-up, CLRWDT instruction, or SLEEP instruction 0 0 = A WDT time-out occurred PD: Power-down bit 1 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction 2: Zero bit 1 The result of an arithmetic or logic operation is zero 0 1 = The result of an arithmetic or logic operation is not zero DC DC D: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(for borrow is reversed) 1 A carry-out from the 4th low order bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred</td>	Reserved R/W-0 R-1 IRP RP1 RP0 TO bit 7 IRP: Register Bank Select bit (used for indirect 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh) The IRP bit is reserved on the PIC16C62X; alw RP<1:0>: Register Bank Select bits (used for d 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved clear. TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLE 0 = A WDT time-out occurred PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 2: Zero bit 1 = The result of an arithmetic or logic operation DC: Digit carry/borrow bit (ADDWF, ADDLW, SUD is reversed) 1 = A carry-out from the 4th low order bit of the 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Most Significant bit of 0 = No carry-out from the Mo	Reserved Revol R-1 R-1 R-1 IRP RP1 RP0 TO PD bit 7 IRP: Register Bank Select bit (used for indirect addressing 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh) The IRP bit is reserved on the PIC16C62X; always maintait RP<1:0>: Register Bank Select bits (used for direct address 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved on the PIC clear. TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction 2: Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF is reversed) 1 = A carry-out from the 4th low order bit of the result occur 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 =	Reserved Reserved R/W-0 R-1 R-1 R/W-x IRP RP1 RP0 TO PD Z bit 7 IRP: Register Bank Select bit (used for indirect addressing) 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh) The IRP bit is reserved on the PIC16C62X; always maintain this bit cle RP<1:0>: Register Bank Select bits (used for direct addressing) 01 = Bank 1 (80h - FFh) 0 = Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; a clear. TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 0 = A WDT time-out occurred PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction 2 Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 = A carry-out from the 4th low order bit of the result C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred	Reserved Reserved R/W-0 R-1 R-1 R/W-x R/W-x IRP RP1 RP0 TO PD Z DC bit 7 IRP: Register Bank Select bit (used for indirect addressing) 1 Bank 2, 3 (100h - 1FFh) 0 Bank 0, 1 (00h - FFh) The IRP bit is reserved on the PIC16C62X; always maintain this bit clear. RP<1:0>: Register Bank Select bits (used for direct addressing) 01 = Bank 1 (80h - FFh) 00 Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; always maintain thicear. TO: Time-out bit 1 After power-up, CLRWDT instruction, or SLEEP instruction 0 0 = A WDT time-out occurred PD: Power-down bit 1 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction 2: Zero bit 1 The result of an arithmetic or logic operation is zero 0 1 = The result of an arithmetic or logic operation is not zero DC DC D: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(for borrow is reversed) 1 A carry-out from the 4th low order bit of the result occurred 0 = No carry-out from the Most Significant bit of the result occurred

4.4 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select Register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-9. However, IRP is not used in the PIC16C62X.

A simple program to clear RAM location 20h-7Fh using indirect addressing is shown in Example 4-1.

EXAN	IPLE 4-	1: INI	DIRECT ADDRESSING
	movlw	0x20	;initialize pointer
	movwf	FSR	;to RAM
NEXT	clrf	INDF	clear INDF register;
	incf	FSR	;inc pointer
	btfss	FSR,7	;all done?
	goto	NEXT	;no clear next
			;yes continue
CONTI	NUE:		

FIGURE 4-9: DIRECT/INDIRECT ADDRESSING PIC16C62X



6.2 Using Timer0 with External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

6.2.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the TMR0 is actually incremented. Figure 6-5 shows the delay from the external clock edge to the timer incrementing.





7.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that has occurred. The CMIF bit, PIR1<6>, is the comparator interrupt flag. The CMIF bit must be RESET by clearing '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE1<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note:	If a change in the CMCON register								
	(C1OUT or C2OUT) should occur when a								
	read operation is being executed (start of								
	the Q2 cycle), then the CMIF (PIR1<6>)								
	interrupt flag may not get set.								

The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON. This will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.

7.7 Comparator Operation During SLEEP

When a comparator is active and the device is placed in SLEEP mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will

Vdd ∆Vt = 0.6V RIC Rs < 10K Δικ **I**LEAKAGE CPIN VT = 0.6V ±500 nA 5 pF Vss Input Capacitance Legend CPIN = Threshold Voltage Vт = Leakage Current at the pin due to various junctions ILEAKAGE = = Interconnect Resistance RIC Rs = Source Impedance Analog Voltage VA =

FIGURE 7-4: ANALOG INPUT MODEL

wake up the device from SLEEP mode when enabled. While the comparator is powered-up, higher SLEEP currents than shown in the power-down current specification will occur. Each comparator that is operational will consume additional current as shown in the comparator specifications. To minimize power consumption while in SLEEP mode, turn off the comparators, CM<2:0> = 111, before entering SLEEP. If the device wakes up from SLEEP, the contents of the CMCON register are not affected.

7.8 Effects of a RESET

A device RESET forces the CMCON register to its RESET state. This forces the comparator module to be in the comparator RESET mode, CM<2:0> = 000. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at RESET time. The comparators will be powered-down during the RESET interval.

7.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 7-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latchup may occur. A maximum source impedance of $10 \ k\Omega$ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

9.5.1 RB0/INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered, either rising if INTEDG bit (OPTION<6>) is set, or falling, if INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the interrupt service routine before reenabling this interrupt. The RB0/INT interrupt can wake-up the processor from SLEEP, if the INTE bit was set prior to going into SLEEP. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up. See Section 9.8 for details on SLEEP and Figure 9-18 for timing of wakeup from SLEEP through RB0/INT interrupt.

9.5.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/clearing T0IE (INTCON<5>) bit. For operation of the Timer0 module, see Section 6.0.

9.5.3 PORTB INTERRUPT

An input change on PORTB <7:4> sets the RBIF (INTCON<0>) bit. The interrupt can be enabled/disabled by setting/clearing the RBIE (INTCON<4>) bit. For operation of PORTB (Section 5.2).

Note:	If a change on the I/O pin should occur							
	when the read operation is being executed							
	(start of the Q2 cycle), then the RBIF							
	interrupt flag may not get set.							

9.5.4 COMPARATOR INTERRUPT

See Section 7.6 for complete description of comparator interrupts.



FIGURE 9-16: INT PIN INTERRUPT TIMING

9.9 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note:	Microchip	does	not	recommend	code
	protecting	windov	ved d	evices.	

9.10 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution, but are readable and writable during Program/Verify. Only the Least Significant 4 bits of the ID locations are used.

9.11 In-Circuit Serial Programming™

The PIC16C62X microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a Program/Verify mode by holding the RB6 and RB7 pins low, while raising the MCLR (VPP) pin from VIL to VIHH (see programming specification). RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After RESET, to place the device into Programming/ Verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC16C6X/7X/9XX Programming Specification (DS30228).

A typical In-Circuit Serial Programming connection is shown in Figure 9-19.

FIGURE 9-19:

TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



RLF	Rotate Left f through Carry									
Syntax:	[label]	RLF	f,d			I				
Operands:	0 ≤ f ≤ 1 d ∈ [0,1	27]								
Operation:	See des	scription	belo	w						
Status Affected:	С									
Encoding:	00	1101	d	fff	ffff]				
Description:	rotated the Carr is place 1, the re register	The contents of register 't' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'.								
Words:	1									
Cycles:	1									
Example	RLF	REG1,	0							
	Before	Before Instruction								
		REG1	=	111	0 0110					
	After In	C	=	0						
	7 1101 111	REG1	=	111	0 0110					
		W	=	110	0 1100					
		С	=	1						

RRF	Rotate Right f through Carry									
Syntax:	[label] RRF f,d									
Operands:	$0 \le f \le 127$ d $\in [0,1]$									
Operation:	See description below									
Status Affected:	С									
Encoding:	00	1100	df	ff	ffff					
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.									
			Regis	ter f]->					
Words:	1									
Cycles:	1									
Example	RRF		REG 0	61,						
	Before In	structior	ı							
		REG1	=	1110	0110					
	After Inst	ruction	=	U						
		REG1	=	1110	0110					
		W	=	0111	0011					
	C = 0									

SLEEP

Syntax:	[lahal	SI FFF)							
Gyntax.]	OLLLI								
Operands:	None									
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow PD \end{array}$									
Status Affected:	TO, PD									
Encoding:	00	0000	0110	0011						
Description:	The pow PD is cle STATUS dog Time cleared. The proc mode wi stopped. more de	ver-down eared. Tin b bit, TO i er and its cessor is th the os . See Set tails.	STATUS me-out is set. Wa prescal put into S cillator ction 9.8	S bit, atch- er are SLEEP for						
Words:	1									
Cycles:	1									
Example:	SLEEP									



FIGURE 12-8: PIC16CR62XA VOLTAGE-FREQUENCY GRAPH, -40°C \leq TA \leq 0°C, +70°C \leq TA \leq +125°C



12.2 DC Characteristics: PIC16C62XA-04 (Commercial, Industrial, Extended) PIC16C62XA-20 (Commercial, Industrial, Extended) PIC16LC62XA-04 (Commercial, Industrial, Extended) (CONT.)

PIC16C62XA				$\begin{array}{ c c c c c c } \hline \textbf{Standard Operating Conditions (unless otherwise stated)} \\ \hline \textbf{Operating temperature} & -40^{\circ}\text{C} & \leq \text{TA} \leq +85^{\circ}\text{C} \text{ for industrial and} \\ & 0^{\circ}\text{C} & \leq \text{TA} \leq +70^{\circ}\text{C} \text{ for commercial and} \\ & -40^{\circ}\text{C} & \leq \text{TA} \leq +125^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} & \leq \text{TA} \leq +125^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} & \leq \text{TA} \leq +125^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} & \leq \text{TA} \leq +125^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} & \leq \text{TA} \leq +125^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} & \leq \text{TA} \leq +125^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} & \leq 10^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} & \leq 10^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} & \leq 10^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} & \leq 10^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} & \leq 10^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} & \leq 10^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} & \leq 10^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{C} & = -40^{\circ$					
PIC16LC62XA			Stand Oper	dard O ating te	perati empera	ng Con ature -4 -4	$\begin{array}{ll} \mbox{ditions (unless otherwise stated)} \\ 10^{\circ}C &\leq TA \leq +85^{\circ}C \mbox{ for industrial and} \\ 0^{\circ}C &\leq TA \leq +70^{\circ}C \mbox{ for commercial and} \\ 0^{\circ}C &\leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$		
Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
D010	IDD	Supply Current ^(2, 4)	-	1.2 0.4	2.0 1.2	mA mA	Fosc = 4 MHz, VDD = 5.5V, WDT disabled, XT mode, (Note 4)* Fosc = 4 MHz, VDD = 3.0V, WDT disabled, XT mode (Note 4)*		
				1.0 4.0	2.0 6.0	mA mA	Fosc = 10 MHz, VDD = 3.0V, WDT dis- abled, HS mode, (Note 6) Fosc = 20 MHz, VDD = 4.5V, WDT dis-		
			-	4.0 35	7.0 70	mA μA	abled, HS mode Fosc = 20 MHz, VDD = 5.5V, WDT dis- abled*, HS mode Fosc = 32 kHz, VDD = 3.0V, WDT dis- abled. LP mode		
D010	IDD	Supply Current ⁽²⁾	_	1.2	2.0 1.1	mA mA	Fosc = 4 MHz, VDD = 5.5V, WDT disabled, XT mode, (Note 4)* Fosc = 4 MHz, VDD = 2.5V, WDT disabled, XT mode, (Note 4)		
			_	35	70	μA	Fosc = 32 kHz, VDD = 2.5V, WDT dis- abled, LP mode		
D020	IPD	Power-down Current ⁽³⁾	 		2.2 5.0 9.0 15	μΑ μΑ μΑ μΑ	VDD = 3.0V VDD = 4.5V* VDD = 5.5V VDD = 5.5V Extended Temp.		
D020	IPD	Power-down Current ⁽³⁾	 	 	2.0 2.2 9.0 15	μΑ μΑ μΑ μΑ	VDD = 2.5V VDD = 3.0V* VDD = 5.5V VDD = 5.5V Extended Temp.		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

12.3 DC CHARACTERISTICS: PIC16CR62XA-04 (Commercial, Industrial, Extended) PIC16CR62XA-20 (Commercial, Industrial, Extended) PIC16LCR62XA-04 (Commercial, Industrial, Extended) (CONT.)

				Standard Operating Conditions (unless otherwise stated)						
PIC16CR62XA-04				Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and						
PIC16CR62XA-20				•			$0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial and			
						-4	$0^{\circ}C \leq TA \leq +125^{\circ}C$ for extended			
				ard Op	eratin	a Conc	titions (unless otherwise stated)			
			Opera	ting ten	nerat	ure -4	0° C < TA < +85°C for industrial and			
PIC16L0	CR62XA	04	opora	ling ton	porat		0° C < TA < +70°C for commercial and			
						-40	1° C < TA < +125°C for extended			
Dorom	Sum	Characteristic	Min	Tunt	Mox	Unito				
No	Sym	Characteristic	IVIIII	турт	wax	Units	conditions			
NU.	1	(2)			050					
D020	IPD	Power-down Current ⁽³⁾		200	950	nA	VDD = 3.0V			
				0.400	1.0	μΑ				
				0.600	2.2	μΑ	VDD - 5.5V			
Daga	1	- (0)	_	5.0	9.0	μΑ	VDD – 5.5V Extended Temp.			
D020	IPD	Power-down Current ⁽³⁾	_	200	850	nA	VDD = 2.5V			
				200	950	nA A	$VDD = 3.0V^{*}$			
			_	0.600	2.2	μΑ	VDD = 5.5V			
D aga		(5)		5.0	9.0	μΑ				
D022	Δ IWDT	WD1 Current ⁽³⁾		6.0	10	μA	VDD=4.0V			
D0004	415.05	Decours out Decot Quere at(5)		75	12	μΑ	$\frac{(125^{\circ}C)}{C}$			
DUZZA		Brown-out Reset Current(*)		75	125	μΑ	BOD enabled, $VDD = 5.0V$			
D023		Comparator Current for each		30	60	μΑ	VDD = 4.0V			
00234		Vere Current ⁽⁵⁾		80	125					
DOZJA		WDT Current ⁽⁵⁾		00	100	μΑ	VDD = 4.0V			
D022		wDT Current(**		6.0	10	μΑ	VDD-4.0V (125°C)			
00224		Brown out Posot Current ⁽⁵⁾		75	12	μΑ	$\frac{(125)}{125}$ C)			
D022A		Comparator Current for each		30	60	μΑ	$V_{DD} = 4.0V$			
0025		Comparator ⁽⁵⁾		50	00	μΛ	VDD - 4.0V			
D023A	Δ IVREF	VREF Current ⁽⁵⁾		80	135	μA	VDD = 4.0V			
1A	Fosc	LP Oscillator Operating Frequency	0	_	200	kHz	All temperatures			
		RC Oscillator Operating Frequency	0		4	MHz	All temperatures			
		XT Oscillator Operating Frequency	0		4	MHz	All temperatures			
		HS Oscillator Operating Frequency	0		20	MHz	All temperatures			
1A	Fosc	LP Oscillator Operating Frequency	0		200	kHz	All temperatures			
		RC Oscillator Operating Frequency	0		4	MHz	All temperatures			
		XT Oscillator Operating Frequency	0	—	4	MHz	All temperatures			
		HS Oscillator Operating Frequency	0	—	20	MHz	All temperatures			

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

12.5 DC CHARACTERISTICS: PIC16C620A/C621A/C622A-40⁽⁷⁾ (Commercial) PIC16CR620A-40⁽⁷⁾ (Commercial)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial					
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
D001	Vdd	Supply Voltage	3.0		5.5	V	Fosc = DC to 20 MHz	
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾		1.5*	_	V	Device in SLEEP mode	
D003	VPOR	VDD start voltage to ensure Power-on Reset	_	Vss		V	See section on Power-on Reset for details	
D004	SVDD	VDD rise rate to ensure Power-on Reset	0.05 *			V/ms	See section on Power-on Reset for details	
D005	VBOR	Brown-out Detect Voltage	3.65	4.0	4.35	V	BOREN configuration bit is cleared	
D010	IDD	Supply Current ^(2,4)	—	1.2	2.0	mA	Fosc = 4 MHz, VDD = 5.5V, WDT disabled, XT Osc mode, (Note 4)*	
			—	0.4	1.2	mA	Fosc = 4 MHz, VDD = 3.0V, WDT disabled, XT Osc mode. (Note 4)	
			—	1.0	2.0	mA	Fosc = 10 MHz, VDD = 3.0V, WDT disabled, HS Osc mode. (Note 6)	
			—	4.0	6.0	mA	Fosc = 20 MHz, VDD = 4.5V, WDT disabled,	
			—	4.0	7.0	mA	Fosc = 20 MHz, VDD = 5.5V, WDT disabled*,	
			—	35	70	μA	Fosc = 32 kHz, VDD = 3.0V, WDT disabled, LP Osc mode	
D020	IPD	Power Down Current ⁽³⁾		_	2.2	μA	VDD = 3.0V	
			—	—	5.0	μA	VDD = 4.5V*	
			—	—	9.0	μA	$V_{DD} = 5.5V$	
D 000			_	_	15	μΑ		
D022	AIWDI	WD1 Current ^(*)		6.0	10	μΑ	VDD = 4.0V (125°C)	
D022A	AIBOR	Brown-out Reset Current ⁽⁵⁾	_	75	125	μΑ	$\frac{(123)}{123}$ Of BOD enabled, VDD = 5.0V	
D023		Comparator Current for each Comparator ⁽⁵⁾	—	30	60	μA	VDD = 4.0V	
D023A	Δ IVREF	VREF Current ⁽⁵⁾	_	80	135	μA	VDD = 4.0V	
	Δ IEE Write	Operating Current	_		3	mA	Vcc = 5.5V, SCL = 400 kHz	
	$\Delta \text{IEE} \ \text{Read}$	Operating Current	—		1	mA		
	ΔIEE	Standby Current	—		30	μA	Vcc = 3.0V, EE VDD = Vcc	
	ΔIEE	Standby Current	—		100	μA	VCC = 3.0V, EE VDD = VCC	
1A	Fosc	LP Oscillator Operating Frequency	0	—	200	kHz	All temperatures	
		XC Oscillator Operating Frequency	0	—	4	IVIHZ M⊔⊸		
		HS Oscillator Operating Frequency	0		- - 20	MHz	All temperatures	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption. The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD, MCLR = VDD; WDT enabled/disabled as specified.
3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP

mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.
For RC OSC configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/ 2REXT (mA) with REXT in kΩ.

5: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

7: See Section 12.1 and Section 12.3 for 16C62X and 16CR62X devices for operation between 20 MHz and 40 MHz for valid modified characteristics.

12.6 DC Characteristics:

PIC16C620A/C621A/C622A-40⁽³⁾ (Commercial) PIC16CR620A-40⁽³⁾ (Commercial)

DC CHARACTERISTICS Power Supply Pins				Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial				
Characteristic	Sym	Min	Тур ⁽¹⁾	Max	Units	Conditions		
Supply Voltage	Vdd	4.5	_	5.5	V	HS Option from 20 - 40 MHz		
Supply Current ⁽²⁾	IDD	_	5.5 7.7	11.5 16	mA mA	Fosc = 40 MHz, VDD = 4.5V, HS mode Fosc = 40 MHz, VDD = 5.5V, HS mode		
HS Oscillator Operating Frequency	Fosc	20	_	40	MHz	OSC1 pin is externally driven, OSC2 pin not connected		
Input Low Voltage OSC1	Vi∟	Vss	_	0.2VDD	V	HS mode, OSC1 externally driven		
Input High Voltage OSC1	Vih	0.8Vdd	_	Vdd	V	HS mode, OSC1 externally driven		

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss,

T0CKI = VDD, MCLR = VDD; WDT disabled, HS mode with OSC2 not connected.

3: For device operation between DC and 20 MHz. See Table 12-1 and Table 12-2.

12.7 AC Characteristics: PIC16C620A/C621A/C622A-40⁽²⁾ (Commercial) PIC16CR620A-40⁽²⁾ (Commercial)

AC CHARACTERISTICS All Pins Except Power Supply Pins				Standard Operating Conditions (unless otherwise stated)Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial				
Characteristic Sym Min			Typ ⁽¹⁾	Max	Units	Conditions		
External CLKIN Frequency	Fosc	20	_	40	MHz	HS mode, OSC1 externally driven		
External CLKIN Period	Tosc	25		50	ns	HS mode (40), OSC1 externally driven		
Clock in (OSC1) Low or High Time	TosL, TosH	6			ns	HS mode, OSC1 externally driven		
Clock in (OSC1) Rise or Fall Time	TosR, TosF	_	—	6.5	ns	HS mode, OSC1 externally driven		
OSC1↑ (Q1 cycle) to Port out valid	TosH2IoV	_		100	ns	—		
OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time)	TosH2iol	50	_	—	ns			

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: For device operation between DC and 20 MHz. See Table 12-1 and Table 12-2.

TABLE 12-1: COMPARATOR SPECIFICATIONS

Operating Conditions: VDD range as described in Table 12-1, -40°C<TA<+125°C. Current consumption is specified in Table 12-1.

Characteristics	Sym	Min	Тур	Мах	Units	Comments
Input offset voltage			± 5.0	± 10	mV	
Input common mode voltage		0		Vdd - 1.5	V	
CMRR		+55*			δβ	
Response Time ⁽¹⁾			150*	400* 600*	ns ns	PIC16C62X(A) PIC16LC62X
Comparator mode change to output valid				10*	μS	

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 12-2: VOLTAGE REFERENCE SPECIFICATIONS

Operating Conditions:VDD range as described in Table 12-1, -40°C<TA<+125°C. Current consumption is specified in Table 12-1.

Characteristics	Sym	Min	Тур	Мах	Units	Comments
Resolution			VDD/24 VDD/32		LSB LSB	Low Range (VRR=1) High Range (VRR=0)
Absolute Accuracy				<u>+</u> 1/4 <u>+</u> 1/2	LSB LSB	Low Range (VRR=1) High Range (VRR=0)
Unit Resistor Value (R)			2K*		Ω	Figure 8-1
Settling Time ⁽¹⁾				10*	μs	
* These parameters are characterized but not tested. Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from 0000 to 1111.						

DS30235J-page 102

PIC16C62X

12.9 Timing Diagrams and Specifications

FIGURE 12-12: EXTERNAL CLOCK TIMING



TABLE 12-3: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
1A	Fosc	External CLKIN Frequency ⁽¹⁾	DC	—	4	MHz	XT and RC Osc mode, VDD=5.0V
			DC	—	20	MHz	HS Osc mode
			DC	—	200	kHz	LP Osc mode
		Oscillator Frequency ⁽¹⁾	DC	—	4	MHz	RC Osc mode, VDD=5.0V
			0.1	_	4	MHz	XT Osc mode
			1	_	20	MHz	HS Osc mode
			DC	_	200	kHz	LP Osc mode
1	Tosc	External CLKIN Period ⁽¹⁾	250	_		ns	XT and RC Osc mode
			50	_		ns	HS Osc mode
			5	_	_	μS	LP Osc mode
		Oscillator Period ⁽¹⁾	250	_		ns	RC Osc mode
			250	_	10,000	ns	XT Osc mode
			50	_	1,000	ns	HS Osc mode
			5	_		μS	LP Osc mode
2	Тсү	Instruction Cycle Time ⁽¹⁾	1.0	Fosc/4	DC	μS	Tcys=Fosc/4
3*	TosL,	External Clock in (OSC1) High or	100*	_		ns	XT oscillator, Tosc L/H duty cycle
	TosH	Low Time	2*	_		μS	LP oscillator, Tosc L/H duty cycle
			20*	_		ns	HS oscillator, Tosc L/H duty cycle
4*	TosR,	External Clock in (OSC1) Rise or	25*	_		ns	XT oscillator
	TosF	Fall Time	50*	—	—	ns	LP oscillator
			15*	—	_	ns	HS oscillator

2: * These parameters are characterized but not tested.

3: † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

PIC16C62X





INDEX

Α	
ADDLW Instruction	63
ADDWF Instruction	63
ANDLW Instruction	63
ANDWF Instruction	63
Architectural Overview	9
Assembler	
MPASM Assembler	75
В	

8	
BCF Instruction	64
Block Diagram	
TIMER0	
TMR0/WDT PRESCALER	34
Brown-Out Detect (BOD)	50
BSF Instruction	64
BTFSC Instruction	64
BTFSS Instruction	65
С	
C Compilers	
MPLAB C17	76
MPLAB C18	76
MPLAB C30	76
CALL Instruction	65
Clocking Scheme/Instruction Cycle	12
CLRF Instruction	65
CLRW Instruction	66
CLRWDT Instruction	
Code Brotestian	60

C Compilers	
MPLAB C17	76
MPLAB C18	76
MPLAB C30	76
CALL Instruction	65
Clocking Scheme/Instruction Cycle	12
CLRF Instruction	65
CLRW Instruction	
CLRWDT Instruction	66
Code Protection	60
COMF Instruction	
Comparator Configuration	
Comparator Interrupts	41
Comparator Module	
Comparator Operation	
Comparator Reference	
Configuration Bits	
Configuring the Voltage Reference	
Crystal Operation	

D

Data Memory Organization
DC Characteristics
PIC16C717/770/771
DECF Instruction
DECFSZ Instruction
Demonstration Boards
PICDEM 1
PICDEM 17
PICDEM 18R PIC18C601/80179
PICDEM 2 Plus78
PICDEM 3 PIC16C92X
PICDEM 4
PICDEM LIN PIC16C43X79
PICDEM USB PIC16C7X579
PICDEM.net Internet/Ethernet
Development Support75
E
Errata3
Evaluation and Programming Tools
External Crystal Oscillator Circuit
G
General purpose Register File
GOTO Instruction

I

I/O Ports	25
I/O Programming Considerations	30
ID Locations	60
INCEST Instruction	67 69
In-Circuit Serial Programming	60 60
Indirect Addressing, INDF and FSR Registers	24
Instruction Flow/Pipelining	12
Instruction Set	
ADDLW	63
	63
	63 63
BCF	64
BSF	64
BTFSC	64
BTFSS	65
CALL	65
CLRF	65
	66 66
COME	66 66
DECF	66
DECFSZ	67
GOTO	67
INCF	67
INCFSZ	68
IORLW	68
	60 60
	69 68
MOVWE	60 69
NOP	69
OPTION	69
RETFIE	70
RETLW	70
RETURN	70
RLF	71 74
	71 71
SLEEF	71 72
SUBWF	72
SWAPF	73
TRIS	73
XORLW	73
XORWF	73
Instruction Set Summary	61
INTCON Degister	56
Interrupts	20 55
IORI W Instruction	55 68
IORWF Instruction	68
Μ	
MOVE Instruction	60
MOVI W Instruction	68
MOVWF Instruction	69
MPLAB ASM30 Assembler, Linker, Librarian	76
MPLAB ICD 2 In-Circuit Debugger	77
MPLAB ICE 2000 High Performance Universal	
In-Circuit Emulator	77
MPLAB ICE 4000 High Performance Universal	77
MPLAB Integrated Development Environment Software	// 75
MPLINK Object Linker/MPLIB Object Librarian	76



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

Phoenix

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Marketing Support Division Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599 China - Fuzhou Microchip Technology Consulting (Shanghai)

Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060 **China - Shenzhen**

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-82966626

China - Qingdao

Mm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205 India Microchip Technology Inc. India Liaison Office Marketing Support Division Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Microchip Technology (Barbados) Inc., Taiwan Branch 11F-3, No. 207

Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria

Microchip Technology Austria GmbH Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Italy Microchip Technology SRL Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611 Fax: 39-0331-466781 United Kingdom Microchip Ltd 505 Eskdale Road

Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

03/25/03