

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E-XF

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 4MHz |
| Connectivity | - |
| Peripherals | Brown-out Detect/Reset, POR, WDT |
| Number of I/O | 13 |
| Program Memory Size | 896B (512 x 14) |
| Program Memory Type | ОТР |
| EEPROM Size | - |
| RAM Size | 80 × 8 |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 6V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 18-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 18-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lc620t-04i-so |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16C62X family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16C62X uses a Harvard architecture, in which, program and data are accessed from separate memories using separate busses. This improves bandwidth over traditional von Neumann architecture, where program and data are fetched from the same memory. Separating program and data memory further allows instructions to be sized differently than 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (35) execute in a single cycle (200 ns @ 20 MHz) except for program branches.

The PIC16C620(A) and PIC16CR620A address 512 x 14 on-chip program memory. The PIC16C621(A) addresses 1K x 14 program memory. The PIC16C622(A) addresses 2K x 14 program memory. All program memory is internal.

The PIC16C62X can directly or indirectly address its register files or data memory. All special function registers including the program counter are mapped in the data memory. The PIC16C62X has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any Addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16C62X simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC16C62X devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a Borrow and Digit Borrow out bit, respectively, bit in subtraction. See the SUBLW and SUBWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with a description of the device pins in Table 3-1.

| Name | DIP/SOIC Pin # | SSOP Pin # | I/O/P Type | Buffer Type | Description | | |
|--------------|-------------------|---------------|------------------------|-----------------------|---|--|--|
| OSC1/CLKIN | 16 | 18 | I | ST/CMOS | Oscillator crystal input/external clock source input. | | |
| OSC2/CLKOUT | 15 | 17 | 0 | _ | Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin out- puts CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. | | |
| MCLR/VPP | 4 | 4 | I/P | ST | Master Clear (Reset) input/programming voltage input. This pin is an Active Low Reset to the device. | | |
| | | | | | PORTA is a bi-directional I/O port. | | |
| RA0/AN0 | 17 | 19 | I/O | ST | Analog comparator input | | |
| RA1/AN1 | 18 | 20 | I/O | ST | Analog comparator input | | |
| RA2/AN2/VREF | 1 | 1 | I/O | ST | Analog comparator input or VREF output | | |
| RA3/AN3 | 2 | 2 | I/O | ST | Analog comparator input /output | | |
| RA4/T0CKI | 3 | 3 | I/O | ST | Can be selected to be the clock input to the Timer timer/counter or a comparator output. Output is open drain type. | | |
| | | | | | PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs. | | |
| RB0/INT | 6 | 7 | I/O | TTL/ST ⁽¹⁾ | RB0/INT can also be selected as an externa interrupt pin. | | |
| RB1 | 7 | 8 | I/O | TTL | | | |
| RB2 | 8 | 9 | I/O | TTL | | | |
| RB3 | 9 | 10 | I/O | TTL | | | |
| RB4 | 10 | 11 | I/O | TTL | Interrupt-on-change pin. | | |
| RB5 | 11 | 12 | I/O | TTL | Interrupt-on-change pin. | | |
| RB6 | 12 | 13 | I/O | TTL/ST ⁽²⁾ | Interrupt-on-change pin. Serial programming clock | | |
| RB7 | 13 | 14 | I/O | TTL/ST ⁽²⁾ | Interrupt-on-change pin. Serial programming data. | | |
| Vss | 5 | 5,6 | Р | | Ground reference for logic and I/O pins. | | |
| Vdd | 14 | 15,16 | Р | _ | Positive supply for logic and I/O pins. | | |
| Legend: | O = out — = No | • | I/O = inp I = Input | ut/output | P = power ST = Schmitt Trigger input | | |

TTL = TTL input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

4.2.2.3 INTCON Register

The INTCON register is a readable and writable register, which contains the various enable and flag bits for all interrupt sources except the comparator module. See Section 4.2.2.4 and Section 4.2.2.5 for a description of the comparator enable and flag bits.

Note: Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).

| E PE Global Internables all un isables all in Peripheral nables all p TMR0 Ove nables the T isables the | N-0 R/W-0 EIE TOIE rrupt Enable bit n-masked interrunts Interrupts Interrupt Enable n-masked periphoreripheral interrupt erflow Interrupt Entrupt TMR0 interrupt | e bit heral interrupt pts | R/W-0 RBIE | R/W-0 T0IF | R/W-0 INTF | R/W-x RBIF bit 0 |
|--|--|---|--|--|--|--|
| nables all u isables all in Peripheral nables all u isables all p TMR0 Ove nables the isables the | n-masked interru nterrupts Interrupt Enable n-masked periph peripheral interru rflow Interrupt En TMR0 interrupt | e bit heral interrupt pts | s | | | bit 0 |
| nables all u isables all in Peripheral nables all u isables all p TMR0 Ove nables the isables the | n-masked interru nterrupts Interrupt Enable n-masked periph peripheral interru rflow Interrupt En TMR0 interrupt | e bit heral interrupt pts | S | | | |
| nables all u isables all in Peripheral nables all u isables all p TMR0 Ove nables the isables the | n-masked interru nterrupts Interrupt Enable n-masked periph peripheral interru rflow Interrupt En TMR0 interrupt | e bit heral interrupt pts | S | | | |
| sables all in Peripheral nables all un sables all p TMR0 Ove nables the T isables the | nterrupts Interrupt Enable n-masked periph peripheral interru erflow Interrupt Er TMR0 interrupt | e bit heral interrupt pts | s | | | |
| nables all u sables all p TMR0 Ove nables the sables the | n-masked periph peripheral interru rflow Interrupt Er TMR0 interrupt | neral interrupt pts | S | | | |
| sables all p TMR0 Ove nables the sables the | peripheral interru erflow Interrupt Er TMR0 interrupt | pts | S | | | |
| TMR0 Ove nables the sables the | rflow Interrupt Er TMR0 interrupt | | | | | |
| nables the isables the | TMR0 interrupt | nable bit | | | | |
| sables the | | | | | | |
| | I MRU interrupt | | | | | |
| | | | | | | |
| | External Interrupt | | | | | |
| | RB0/INT externa RB0/INT externa | | | | | |
| | hange Interrupt E | | | | | |
| | RB port change i | | | | | |
| | RB port change | • | | | | |
| TMR0 Ove | rflow Interrupt Fl | ag bit | | | | |
| MR0 registe | er has overflowed | d (must be cle | eared in soft | ware) | | |
| MR0 registe | er did not overflov | W | | | | |
| RB0/INT E | xternal Interrupt | Flag bit | | | | |
| | | | | red in softwa | are) | |
| RB Port Cl | hange Interrupt F | Flag bit | | | | |
| 'hen at leas | | • | - | (must be cle | ared in softw | ware) |
| | ne RB0/INT ne RB0/INT RB Port C hen at leas | ne RB0/INT external interrune RB0/INT external interrun RB Port Change Interrupt I hen at least one of the RB< | ne RB0/INT external interrupt did not occ RB Port Change Interrupt Flag bit hen at least one of the RB<7:4> pins cha one of the RB<7:4> pins have changed s | ne RB0/INT external interrupt occurred (must be clea ne RB0/INT external interrupt did not occur RB Port Change Interrupt Flag bit hen at least one of the RB<7:4> pins changed state one of the RB<7:4> pins have changed state | ne RB0/INT external interrupt occurred (must be cleared in softwa ne RB0/INT external interrupt did not occur RB Port Change Interrupt Flag bit hen at least one of the RB<7:4> pins changed state (must be cle | ne RB0/INT external interrupt occurred (must be cleared in software) ne RB0/INT external interrupt did not occur RB Port Change Interrupt Flag bit hen at least one of the RB<7:4> pins changed state (must be cleared in softwore) one of the RB<7:4> pins have changed state |

| REGISTER 4-3: | INTCON REGISTER (ADDRESS 0BH OR 8BH) |
|---------------|--------------------------------------|
|---------------|--------------------------------------|

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | l bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

4.2.2.4 PIE1 Register

This register contains the individual enable bit for the comparator interrupt.

| REGISTER 4-4: | PIE1 REGIS | PIE1 REGISTER (ADDRESS 8CH) | | | | | | | | | |
|---|--|-----------------------------|-----|-----|-----|-----|-----|-----|--|--|--|
| | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | |
| | | CMIE | _ | | | — | _ | — | | | |
| | bit 7 bit 0 | | | | | | | | | | |
| bit 7 | Unimpleme | Unimplemented: Read as '0' | | | | | | | | | |
| bit 6 | CMIE : Comparator Interrupt Enable bit 1 = Enables the Comparator interrupt 0 = Disables the Comparator interrupt | | | | | | | | | | |
| bit 5-0 | Unimplemented: Read as '0' | | | | | | | | | | |
| Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'- n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown | | | | | | | | | | | |

4.2.2.5 PIR1 Register

This register contains the individual flag bit for the comparator interrupt.

| Note: | Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of | | | | | | |
|-------|--|--|--|--|--|--|--|
| | its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User | | | | | | |
| | software should ensure the appropriate | | | | | | |
| | interrupt flag bits are clear prior to enabling | | | | | | |
| | an interrupt. | | | | | | |

REGISTER 4-5: PIR1 REGISTER (ADDRESS 0CH)

| ER 4-5: | PIRI REGISTER (ADDRESS UCH) | | | | | | | | | |
|--------------------------------------|-------------------------------------|---------|---------|--------------|--------------|-----------|----------------|--------|--|--|
| | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | |
| | | CMIF | | — | _ | | | | | |
| | bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | | |
| bit 7 | Unimplemented: Read as '0' | | | | | | | | | |
| bit 6 | CMIF: Comparator Interrupt Flag bit | | | | | | | | | |
| | 1 = Comparator input has changed | | | | | | | | | |
| 0 = Comparator input has not changed | | | | | | | | | | |
| bit 5-0 | Unimplemented: Read as '0' | | | | | | | | | |
| | | | | | | | | | | |
| Legend: | | | | | | | | | | |
| | R = Readab | ole bit | W = W | /ritable bit | U = Unim | plemented | bit, read as ' | 0' | | |
| | - n = Value | at POR | '1' = B | it is set | '0' = Bit is | s cleared | x = Bit is u | nknown | | |

5.2 PORTB and TRISB Registers


PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. A '1' in the TRISB register puts the corresponding output driver in a High Impedance mode. A '0' in the TRISB register puts the contents of the output latch on the selected pin(s).

Reading PORTB register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

Each of the PORTB pins has a weak internal pull-up ($\approx 200 \ \mu A \ typical$). A single control bit can turn on all the pull-ups. This is done by clearing the RBPU (OPTION<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on Power-on Reset.

Four of PORTB's pins, RB<7:4>, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (e.g., any RB<7:4> pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB<7:4>) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB<7:4> are OR'ed together to generate the RBIF interrupt (flag latched in INTCON<0>).

FIGURE 5-5: BLOCK DIAGRAM OF RB<7:4> PINS



This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.


A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a key pad and make it possible for wake-up on key-depression. (See AN552, "Implementing Wake-Up on Key Strokes.)

| Note: | If a change on the I/O pin should occur |
|-------|---|
| | when the read operation is being executed |
| | (start of the Q2 cycle), then the RBIF inter- |
| | rupt flag may not get set. |

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.





6.2 Using Timer0 with External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

6.2.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the TMR0 is actually incremented. Figure 6-5 shows the delay from the external clock edge to the timer incrementing.





NOTES:

7.0 COMPARATOR MODULE

The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with the RA0 through RA3 pins. The On-Chip Voltage Reference (Section 8.0) can also be an input to the comparators.

The CMCON register, shown in Register 7-1, controls the comparator input and output multiplexers. A block diagram of the comparator is shown in Figure 7-1.

REGISTER 7-1: CMCON REGISTER (ADDRESS 1Fh)

| | | | (| , | | | | | |
|---------|-----------------------------|---------------------------------|----------|-----|-------|-------|-------|-------|--|
| | R-0 | R-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | |
| | C2OUT | C10UT | — | — | CIS | CM2 | CM1 | CM0 | |
| | bit 7 | | | | | | | bit 0 | |
| | | | | | | | | | |
| bit 7 | C2OUT : Co | omparator 2 | output | | | | | | |
| | 1 = C2 VIN | + > C2 VIN- | | | | | | | |
| | 0 = C2 VIN | + < C2 VIN- | | | | | | | |
| bit 6 | C1OUT : Co | omparator 1 | output | | | | | | |
| | 1 = C1 VIN | + > C1 VIN- | | | | | | | |
| | 0 = C1 VIN + < C1 VIN - | | | | | | | | |
| bit 5-4 | Unimplemented: Read as '0' | | | | | | | | |
| bit 3 | CIS: Comp | arator Input | Switch | | | | | | |
| | When CM< | <2:0>: = 001 | : | | | | | | |
| | 1 = C1 VIN- connects to RA3 | | | | | | | | |
| | 0 = C1 VIN | - connects to | o RA0 | | | | | | |
| | When CM< | <2:0> = 010: | | | | | | | |
| | | connects to | | | | | | | |
| | | I- connects t | | | | | | | |
| | | - connects to | | | | | | | |
| | C2 VIN | I- connects t | 0 RA1 | | | | | | |
| bit 2-0 | CM<2:0>: | Comparator | mode. | | | | | | |
| | | | | | | | | | |
| | Legend: | | | | | | | | |

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

The code example in Example 7-1 depicts the steps required to configure the comparator module. RA3 and RA4 are configured as digital output. RA0 and RA1 are configured as the V- inputs and RA2 as the V+ input to both comparators.

EXAMPLE 7-1: INITIALIZING COMPARATOR MODULE

| MOVLW | 0x03 | ;Init comparator mode |
|-------|--------------|-----------------------------------|
| MOVWF | CMCON | ;CM<2:0> = 011 |
| CLRF | PORTA | ;Init PORTA |
| BSF | STATUS, RPO | ;Select Bank1 |
| MOVLW | 0x07 | ;Initialize data direction |
| MOVWF | TRISA | ;Set RA<2:0> as inputs |
| | | ;RA<4:3> as outputs |
| | | ;TRISA<7:5> always read `0' |
| BCF | STATUS, RPO | ;Select Bank 0 |
| CALL | DELAY 10 | ;10µs delay |
| MOVF | CMCON,F | ;Read CMCONtoend change condition |
| BCF | PIR1,CMIF | ;Clear pending interrupts |
| BSF | STATUS, RPO | ;Select Bank 1 |
| BSF | PIE1,CMIE | ;Enable comparator interrupts |
| BCF | STATUS, RPO | ;Select Bank 0 |
| BSF | INTCON, PEIE | ;Enable peripheral interrupts |
| BSF | INTCON, GIE | ;Global interrupt enable |


7.2 Comparator Operation

A single comparator is shown in Figure 7-2 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 7-2 represent the uncertainty due to input offsets and response time.

7.3 Comparator Reference

An external or internal reference signal may be used depending on the comparator Operating mode. The analog signal that is present at VIN- is compared to the signal at VIN+, and the digital output of the comparator is adjusted accordingly (Figure 7-2).





7.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSs and VDD, and can be applied to either pin of the comparator(s).

7.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 10, Instruction Sets, contains a detailed description of the Voltage Reference Module that provides this signal. The internal reference signal is used when the comparators are in mode CM<2:0>=010 (Figure 7-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

7.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that has occurred. The CMIF bit, PIR1<6>, is the comparator interrupt flag. The CMIF bit must be RESET by clearing '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE1<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

| Note: | If a change in the CMCON register |
|-------|--|
| | (C1OUT or C2OUT) should occur when a |
| | read operation is being executed (start of |
| | the Q2 cycle), then the CMIF (PIR1<6>) |
| | interrupt flag may not get set. |

The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON. This will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.

7.7 Comparator Operation During SLEEP

When a comparator is active and the device is placed in SLEEP mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will

Vdd ∆Vt = 0.6V RIC Rs < 10K Δικ **I**LEAKAGE CPIN VT = 0.6V ±500 nA 5 pF Vss Input Capacitance Legend CPIN = Threshold Voltage Vт = Leakage Current at the pin due to various junctions ILEAKAGE = = Interconnect Resistance RIC Rs = Source Impedance Analog Voltage VA =

FIGURE 7-4: ANALOG INPUT MODEL

wake up the device from SLEEP mode when enabled. While the comparator is powered-up, higher SLEEP currents than shown in the power-down current specification will occur. Each comparator that is operational will consume additional current as shown in the comparator specifications. To minimize power consumption while in SLEEP mode, turn off the comparators, CM<2:0> = 111, before entering SLEEP. If the device wakes up from SLEEP, the contents of the CMCON register are not affected.

7.8 Effects of a RESET

A device RESET forces the CMCON register to its RESET state. This forces the comparator module to be in the comparator RESET mode, CM<2:0> = 000. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at RESET time. The comparators will be powered-down during the RESET interval.

7.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 7-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latchup may occur. A maximum source impedance of $10 \ k\Omega$ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

8.0 **VOLTAGE REFERENCE** MODULE

The Voltage Reference is a 16-tap resistor ladder network that provides a selectable voltage reference. The resistor ladder is segmented to provide two ranges of VREF values and has a power-down function to conserve power when the reference is not being used. The VRCON register controls the operation of the reference as shown in Register 8-1. The block diagram is given in Figure 8-1.

8.1 **Configuring the Voltage Reference**

The Voltage Reference can output 16 distinct voltage levels for each range. The equations used to calculate the output of the Voltage Reference are as follows:

if VRR = 0: VREF = (VDD x 1/4) + (VR<3:0>/32) x VDD

The setting time of the Voltage Reference must be considered when changing the VREF output (Table 12-1). Example 8-1 shows an example of how to configure the Voltage Reference for an output voltage of 1.25V with VDD = 5.0V.

| | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
|---|--|---------------|----------------------------|-------------------------|-------------|------------|--------------|--------|--|--|
| | VREN | VROE | Vrr | — | VR3 | VR2 | VR1 | VR0 | | |
| | bit 7 | | | | | | | bit 0 | | |
| | | | | | | | | | | |
| bit 7 | | | od on | | | | | | | |
| | 1 = VREF circuit powered on 0 = VREF circuit powered down, no IDD drain | | | | | | | | | |
| bit 6 | | F Output En | | | | | | | | |
| | | s output on F | RA2 pin ed from RA2 | 2 nin | | | | | | |
| bit 5 | | Range sele | | 2 pm | | | | | | |
| bit o | 1 = Low Ra | | | | | | | | | |
| | 0 = High R | ange | | | | | | | | |
| bit 4 | Unimplem | ented: Rea | d as '0' | | | | | | | |
| bit 3-0 | | | | VR [3:0] ≤ 1 | 5 | | | | | |
| | | | (VR<3:0>/ 2 1/4 * Voo + | 4) * VDD (VR<3:0>/ 3 | 2) * \/חח | | | | | |
| | | - 0. VILLI - | | (111-0.0-7-0 | 2) 100 | | | | | |
| | Legend: | | | | | | | | | |
| | R = Reada | ble bit | W = W | /ritable bit | U = Unim | nplemented | bit, read as | '0' | | |
| | - n = Value | at POR | '1' = B | it is set | '0' = Bit i | s cleared | x = Bit is u | nknown | | |
| 8-1: | VOLTAGE | REFERE | | K DIAGRA | M | | | | | |
| | | | 16 \$ | Stages | | | | | | |
| \sim | | _ | | | _ | _ | | | | |
| $-\!$ | 에드 8R | R | R | R | R | | | | | |
| | | <u>\</u> | | | | • • | | | | |

REGISTER 8-1: VRCON REGISTER(ADDRESS 9Fh)

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

FIGURE 8-




TABLE 9-6: SUMMARY OF INTERRUPT REGISTERS

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR Reset | Value on all other RESETS ⁽¹⁾ |
|---------|--------|-------|-------|-------|-------|-------|-------|-------|-------|-----------------------|--|
| 0Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | — | CMIF | — | — | — | — | — | — | -0 | -0 |
| 8Ch | PIE1 | _ | CMIE | _ | _ | — | _ | — | _ | -0 | -0 |

Note 1: Other (non Power-up) Resets include MCLR Reset, Brown-out Reset and Watchdog Timer Reset during normal operation.

9.6 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (e.g., W register and STATUS register). This will have to be implemented in software.

Example 9-3 stores and restores the STATUS and W registers. The user register, W_TEMP, must be defined in both banks and must be defined at the same offset from the bank base address (i.e., W_TEMP is defined at 0x20 in Bank 0 and it must also be defined at 0xA0 in Bank 1). The user register, STATUS_TEMP, must be defined in Bank 0. The Example 9-3:

- · Stores the W register
- Stores the STATUS register in Bank 0
- Executes the ISR code
- Restores the STATUS (and bank select bit register)
- · Restores the W register

EXAMPLE 9-3: SAVING THE STATUS AND W REGISTERS IN RAM

| MOVWF | W_TEMP | ;copy W to temp register, ;could be in either bank | | | | |
|-------|-------------------|---|--|--|--|--|
| SWAPF | STATUS,W | ;swap status to be saved into W | | | | |
| BCF | STATUS, RPO | ;change to bank 0 regardless ;of current bank | | | | |
| MOVWF | STATUS_TEMP | ;save status to bank 0 ;register | | | | |
| : | | | | | | |
| : | (ISR) | | | | | |
| : | | | | | | |
| SWAPF | STATUS_TEMP, W | ;swap STATUS_TEMP register ;into W, sets bank to origi- nal ;state | | | | |
| MOVWF | STATUS | ;move W into STATUS register | | | | |
| SWAPF | W_TEMP,F | ;swap W_TEMP | | | | |
| SWAPF | W_TEMP,W | ;swap W_TEMP into W | | | | |

| BTFSS | Bit Test f, Skip if Set | CALL | Call Subroutine |
|------------------|---|------------------|---|
| Syntax: | [<i>label</i>]BTFSS f,b | Syntax: | [<i>label</i>] CALL k |
| Operands: | $0 \leq f \leq 127$ | Operands: | $0 \leq k \leq 2047$ |
| | 0 ≤ b < 7 | Operation: | (PC) + 1 \rightarrow TOS, |
| Operation: | skip if (f) = 1 | | $k \rightarrow PC < 10:0>$, (PCLATH<4:3>) $\rightarrow PC < 12:11>$ |
| Status Affected: | None | Status Affected: | None |
| Encoding: | 01 11bb bfff ffff | Encoding: | 10 0kkk kkkk kkkk |
| Description: | If bit 'b' in register 'f' is '1', then the next instruction is skipped. | Description: | Call Subroutine. First, return |
| | If bit 'b' is '1', then the next instruc- | Decomption | address (PC+1) is pushed onto |
| | tion fetched during the current | | the stack. The eleven bit immedi- |
| | instruction execution, is discarded and a NOP is executed instead. | | ate address is loaded into PC bits <10:0>. The upper bits of the PC |
| | making this a two-cycle instruction. | | are loaded from PCLATH. CALL is |
| Words: | 1 | | a two-cycle instruction. |
| Cycles: | 1(2) | Words: | 1 |
| Example | here bifss FLAG,1 | Cycles: | 2 |
| | FALSE GOTO PROCESS_CO TRUE • DE | Example | HERE CALL THER |
| | · | | E |
| | • Defens lastruction | | Before Instruction |
| | Before Instruction PC = address HERE | | PC = Address HERE After Instruction |
| | After Instruction | | PC = Address THERE |
| | if FLAG<1> = 0, PC = address FALSE | | TOS = Address HERE+1 |
| | if FLAG<1> = 1, | | |
| | PC = address TRUE | CLRF | Clear f |
| | | Syntax: | [label] CLRF f |
| | | Operands: | $0 \leq f \leq 127$ |
| | | Operation: | $\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$ |
| | | Status Affected: | Z |
| | | Encoding: | 00 0001 1fff ffff |
| | | Description: | The contents of register 'f' are cleared and the Z bit is set. |
| | | Words: | 1 |
| | | Cycles: | 1 |
| | | Example | CLRF FLAG_REG |
| | | • | Before Instruction |
| | | | FLAG_REG = 0x5A |
| | | | After Instruction FLAG REG = 0x00 |
| | | | Z = 1 |

| MOVF | Move f | | | | | | | |
|-------------------------|--|--|--|--|--|--|--|--|
| Syntax: | [<i>label</i>] MOVF f,d | | | | | | | |
| Operands: | $\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$ | | | | | | | |
| Operation: | $(f) \rightarrow (dest)$ | | | | | | | |
| Status Affected: | Z | | | | | | | |
| Encoding: | 00 1000 dfff ffff | | | | | | | |
| Description: | The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$, destination is W register. If $d = 1$, the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected. | | | | | | | |
| Words: | 1 | | | | | | | |
| Cycles: | 1 | | | | | | | |
| Example | MOVF FSR, 0 | | | | | | | |
| MOVANE | After Instruction W = value in FSR register Z = 1 | | | | | | | |
| MOVWF | Move W to f | | | | | | | |
| Syntax: | [<i>label</i>] MOVWF f 0 ≤ f ≤ 127 | | | | | | | |
| Operands: Operation: | $0 \le 1 \le 127$ (W) \rightarrow (f) | | | | | | | |
| Status Affected: | None (1) | | | | | | | |
| Encoding: | 00 0000 1fff ffff | | | | | | | |
| Description: | Move data from W register to reg- ister 'f'. | | | | | | | |
| Words: | 1 | | | | | | | |
| Cycles: | 1 | | | | | | | |
| Example | MOVWF OPTION | | | | | | | |
| | Before Instruction OPTION = 0xFF W = 0x4F After Instruction OPTION = 0x4F W = 0x4F | | | | | | | |
| | ۷۷ – UX4F | | | | | | | |

| NOP | No Operation | | | | | |
|------------------|--------------|--------|------|------|--|--|
| Syntax: | [label] | NOP | | | | |
| Operands: | None | | | | | |
| Operation: | No operation | | | | | |
| Status Affected: | None | | | | | |
| Encoding: | 00 | 0000 | 0xx0 | 0000 | | |
| Description: | No opera | ition. | | | | |
| Words: | 1 | | | | | |
| Cycles: | 1 | | | | | |
| Example | NOP | | | | | |

| $\begin{bmatrix} label \end{bmatrix}$ None (W) \rightarrow O None | | ١ | | | |
|---|---|---|--|--|--|
| $(W) \rightarrow O$ | PTION | | | | |
| . , | PTION | | | | |
| None | | | | | |
| | | | | | |
| 00 | 0000 | 0110 | 0010 | | |
| The contents of the W register are loaded in the OPTION register. This instruction is supported for code compatibility with PIC16C5X products. Since OPTION is a read- able/writable register, the user can directly address it | | | | | |
| 1 | | | | | |
| 1 | | | | | |
| | | | | | |
| To maintain upward compatibil- ity with future PICmicro [®] products, do not use this instruction. | | | | | |
| | loaded in This instr code com products. able/writa directly a 1 1 To main ity with product | loaded in the OPT This instruction is code compatibility products. Since O able/writable regis directly address it 1 1 To maintain upw ity with future P products, do no | loaded in the OPTION regi This instruction is supporte code compatibility with PIC products. Since OPTION is able/writable register, the u directly address it. 1 1 To maintain upward com ity with future PICmicro products, do not use this | | |

11.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

11.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of pre-compiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

11.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command-line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities, and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, time-keeping, and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high level source debugging with the MPLAB IDE.

11.6 MPLAB ASM30 Assembler, Linker, and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

11.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break, or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

11.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

11.9 MPLAB ICE 2000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

11.10 MPLAB ICE 4000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory, and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

11.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low cost, run-time development tool, connecting to the host PC via an RS-232 or high speed USB interface. This tool is based on the FLASH PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICSP[™]) protocol, offers cost effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

11.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify, and program PICmicro devices without a PC connection. It can also set code protection in this mode.

11.13 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

12.1 DC Characteristics: PIC16C62X-04 (Commercial, Industrial, Extended) PIC16C62X-20 (Commercial, Industrial, Extended) PIC16LC62X-04 (Commercial, Industrial, Extended) (CONT.)

| | | | Stand | dard O | perati | ng Con | ditions (unless otherwise stated) | |
|---|---|--|--|---|---|--|--|--|
| PIC16C62X | | | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | |
| PIC16LC62X | | | Opera Opera | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial an $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for extendedOperating voltage VDD range is the PIC16C62X range. | | | | |
| Param . No. | Sym | Characteristic | Min | Тур† | Мах | Units | Conditions | |
| D022 D022A D023 D023A D022A D022A D022A D023 | ΔIWDT ΔIBOR ΔICOM P ΔIVREF ΔIWDT ΔIBOR ΔICOM | WDT Current ⁽⁵⁾ Brown-out Reset Current ⁽⁵⁾ Comparator Current for each Comparator ⁽⁵⁾ VREF Current ⁽⁵⁾ WDT Current ⁽⁵⁾ Brown-out Reset Current ⁽⁵⁾ Comparator Current for each | | 6.0 350 — 6.0 350 — | 20 25 425 100 300 15 425 100 | μΑ μΑ μΑ μΑ μΑ μΑ μΑ | VDD=4.0V $(125°C)$ $BOD enabled, VDD = 5.0V$ $VDD = 4.0V$ $VDD = 4.0V$ $VDD = 3.0V$ $BOD enabled, VDD = 5.0V$ $VDD = 3.0V$ | |
| D023A | P ∆IVREF | Comparator ⁽⁵⁾ VREF Current ⁽⁵⁾ | — | — | 300 | μA | VDD = 3.0V | |
| 1A | Fosc | LP Oscillator Operating Frequency RC Oscillator Operating Frequency XT Oscillator Operating Frequency HS Oscillator Operating Frequency | 0 0 0 0 | | 200 4 4 20 | kHz MHz MHz MHz | All temperatures All temperatures All temperatures All temperatures | |
| 1A | Fosc | LP Oscillator Operating Frequency RC Oscillator Operating Frequency XT Oscillator Operating Frequency HS Oscillator Operating Frequency | 0 0 0 0 | | 200 4 4 20 | kHz MHz MHz MHz | All temperatures All temperatures All temperatures All temperatures | |

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

12.2 DC Characteristics: PIC16C62XA-04 (Commercial, Industrial, Extended) PIC16C62XA-20 (Commercial, Industrial, Extended) PIC16LC62XA-04 (Commercial, Industrial, Extended) (CONT.)

| PIC16C62XA PIC16LC62XA | | | | $ \begin{array}{ c c c c c } \hline \textbf{Standard Operating Conditions (unless otherwise stated)} \\ \hline \textbf{Operating temperature} & -40^{\circ}\text{C} & \leq \text{TA} \leq +85^{\circ}\text{C} \text{ for industrial and} \\ & 0^{\circ}\text{C} & \leq \text{TA} \leq +70^{\circ}\text{C} \text{ for commercial ar} \\ & -40^{\circ}\text{C} & \leq \text{TA} \leq +125^{\circ}\text{C} \text{ for extended} \\ \hline \textbf{Standard Operating Conditions (unless otherwise stated)} \\ \hline \textbf{Operating temperature} & -40^{\circ}\text{C} & \leq \text{TA} \leq +85^{\circ}\text{C} \text{ for industrial and} \\ & 0^{\circ}\text{C} & \leq \text{TA} \leq +70^{\circ}\text{C} \text{ for commercial ar} \\ & -40^{\circ}\text{C} & \leq \text{TA} \leq +70^{\circ}\text{C} \text{ for commercial ar} \\ \hline \end{array} $ | | | | | |
|---------------------------|-----|-----------------------------------|-----|---|-------------------------|----------------------|---|--|--|
| Param. No. | Sym | Characteristic | Min | Тур† | Мах | Units | Conditions | | |
| D010 | IDD | Supply Current ^(2, 4) | _ | 1.2 0.4 1.0 | 2.0 1.2 2.0 | mA mA mA | Fosc = 4 MHz, VDD = 5.5V, WDT disabled, XT mode, (Note 4)* Fosc = 4 MHz, VDD = 3.0V, WDT disabled, XT mode, (Note 4)* Fosc = 10 MHz, VDD = 3.0V, WDT dis- | | |
| | | | _ | 4.0 | 6.0 7.0 | mA mA | abled, HS mode, (Note 6) Fosc = 20 MHz, VDD = 4.5V, WDT dis- abled, HS mode Fosc = 20 MHz, VDD = 5.5V, WDT dis- | | |
| | | | _ | 35 | 70 | μA | abled*, HS mode Fosc = 32 kHz, VDD = 3.0V, WDT dis- abled, LP mode | | |
| D010 | IDD | Supply Current ⁽²⁾ | _ | 1.2 — 35 | 2.0 1.1 70 | mA mA μA | Fosc = 4 MHz, VDD = 5.5V, WDT disabled, XT mode, (Note 4)* Fosc = 4 MHz, VDD = 2.5V, WDT disabled, XT mode, (Note 4) Fosc = 32 kHz, VDD = 2.5V, WDT dis- | | |
| D020 | IPD | Power-down Current ⁽³⁾ | | | 2.2 5.0 9.0 15 | μΑ μΑ μΑ μΑ | VDD = 3.0V VDD = 4.5V* VDD = 5.5V VDD = 5.5V Extended Temp. | | |
| D020 | IPD | Power-down Current ⁽³⁾ | | | 2.0 2.2 9.0 15 | μΑ μΑ μΑ μΑ | VDD = 2.5V VDD = 3.0V* VDD = 5.5V VDD = 5.5V Extended Temp. | | |

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

12.4 DC Characteristics: PIC16C62X/C62XA/CR62XA (Commercial, Industrial, Extended) PIC16LC62X/LC62XA/LCR62XA (Commercial, Industrial, Extended) (CONT.)

| PIC16C62X/C62XA/CR62XA | | | Standard Operating Conditions (unless otherwise stated)Operating temperature -40° C \leq Ta \leq +85°C for industrial and0°C \leq Ta \leq +70°C for commercial and -40° C \leq Ta \leq +125°C for extended | | | | |
|------------------------|-----------|--|--|---|-------------|--------|--|
| PIC16L | C62X/L | C62XA/LCR62XA | | Standard Operating Conditions (unless otherwise stated)Operating temperature -40° C $\leq TA \leq +85^{\circ}$ C for industrial and 0° C $\leq TA \leq +70^{\circ}$ C for commercial and -40° C $\leq TA \leq +125^{\circ}$ C for extended | | | |
| Param. No. | Sym | Characteristic | Min | Тур† | Мах | Units | Conditions |
| | Vol | Output Low Voltage | | | | | |
| D080 | | I/O ports | _ | — | 0.6 | V | IOL = 8.5 mA, VDD = 4.5V, -40° to +85°C |
| | | | _ | — | 0.6 | V | IOL = 7.0 mA, VDD = 4.5V, +125°C |
| D083 | | OSC2/CLKOUT (RC only) | _ | _ | 0.6 | V | IOL = 1.6 mA, VDD = 4.5V, -40° to +85°C |
| | | | _ | _ | 0.6 | V | IOL = 1.2 mA, VDD = 4.5V, +125°C |
| | Vон | Output High Voltage ⁽³⁾ | 1 | | | | |
| D090 | | I/O ports (Except RA4) | Vdd-0.7 | _ | _ | v | ІОН = -3.0 mA, VDD = 4.5V, -40° to +85°С |
| | | | VDD-0.7 | _ | _ | V | IOH = -2.5 mA, VDD = 4.5V, +125°С |
| D092 | | OSC2/CLKOUT (RC only) | VDD-0.7 | — | - | V | IOH = -1.3 mA, VDD = 4.5V, -40° to +85°С |
| | | | VDD-0.7 | _ | _ | V | Iон = -1.0 mA, VDD = 4.5V, +125°С |
| | Vон | Output High Voltage ⁽³⁾ | | | | | |
| D090 | | I/O ports (Except RA4) | VDD-0.7 | — | - | V | IOH = -3.0 mA, VDD = 4.5V, -40° to +85°C |
| | | | VDD-0.7 | — | - | V | ЮН = -2.5 mA, VDD = 4.5V, +125°С |
| D092 | | OSC2/CLKOUT (RC only) | VDD-0.7 | - | - | V | IOH = -1.3 mA, VDD = 4.5V, -40° to +85°C |
| *D450 | 1/22 | On an Duain Llink) (alta na | VDD-0.7 | _ | | V V | IOH = -1.0 mA, VDD = 4.5V, +125°C |
| *D150 | Vod | Open-Drain High Voltage | | | 10* 8.5* | V | RA4 pin PIC16C62X, PIC16LC62X RA4 pin PIC16C62XA, PIC16LC62XA, PIC16CR62XA, PIC16LCR62XA |
| *D150 | Vod | Open-Drain High Voltage | | | 10* 8.5* | V | RA4 pin PIC16C62X, PIC16LC62X RA4 pin PIC16C62XA, PIC16LC62XA, PIC16CR62XA, PIC16LCR62XA |
| | | Capacitive Loading Specs on Output Pins | | | | | |
| D100 | COSC 2 | OSC2 pin | | | 15 | pF | In XT, HS and LP modes when external clock used to drive OSC1. |
| D101 | Сю | All I/O pins/OSC2 (in RC mode) | | | 50 | pF | |
| | | Capacitive Loading Specs on Output Pins | | | | | |
| D100 | COSC 2 | OSC2 pin | | | 15 | pF | In XT, HS and LP modes when external clock used to drive OSC1. |
| D101 | Сю | All I/O pins/OSC2 (in RC mode) | | | 50 | pF | |

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16C62X(A) be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

*

INDEX

| Α | |
|------------------------|----|
| ADDLW Instruction | 63 |
| ADDWF Instruction | 63 |
| ANDLW Instruction | 63 |
| ANDWF Instruction | 63 |
| Architectural Overview | 9 |
| Assembler | |
| MPASM Assembler | 75 |
| В | |

| 8 | |
|-----------------------------------|----|
| BCF Instruction | 64 |
| Block Diagram | |
| TIMER0 | |
| TMR0/WDT PRESCALER | |
| Brown-Out Detect (BOD) | 50 |
| BSF Instruction | |
| BTFSC Instruction | 64 |
| BTFSS Instruction | 65 |
| С | |
| C Compilers | |
| MPLAB C17 | |
| MPLAB C18 | |
| MPLAB C30 | |
| CALL Instruction | |
| Clocking Scheme/Instruction Cycle | |
| CLRF Instruction | |
| CLRW Instruction | |
| CLRWDT Instruction | |
| | |

| C Compilers | |
|-----------------------------------|----|
| MPLAB C17 | 76 |
| MPLAB C18 | 76 |
| MPLAB C30 | |
| CALL Instruction | |
| Clocking Scheme/Instruction Cycle | 12 |
| CLRF Instruction | 65 |
| CLRW Instruction | |
| CLRWDT Instruction | |
| Code Protection | 60 |
| COMF Instruction | |
| Comparator Configuration | |
| Comparator Interrupts | |
| Comparator Module | |
| Comparator Operation | |
| Comparator Reference | |
| Configuration Bits | |
| Configuring the Voltage Reference | |
| Crystal Operation | |
| | |

D

| Data Memory Organization14 |
|--|
| DC Characteristics |
| PIC16C717/770/771 88, 89, 90, 91, 96, 97, 98 |
| DECF Instruction |
| DECFSZ Instruction |
| Demonstration Boards |
| PICDEM 1 |
| PICDEM 17 |
| PICDEM 18R PIC18C601/80179 |
| PICDEM 2 Plus |
| PICDEM 3 PIC16C92X |
| PICDEM 4 |
| PICDEM LIN PIC16C43X79 |
| PICDEM USB PIC16C7X579 |
| PICDEM.net Internet/Ethernet |
| Development Support75 |
| E |
| Errata |
| Evaluation and Programming Tools |
| External Crystal Oscillator Circuit |
| G |
| General purpose Register File |
| GOTO Instruction |

| I | | | |
|--|-----|--|--|
| I/O Ports | | | |
| I/O Programming Considerations | | | |
| ID Locations | | | |
| INCF Instruction | | | |
| INCFSZ Instruction In-Circuit Serial Programming | | | |
| Indirect Addressing, INDF and FSR Registers | | | |
| Instruction Flow/Pipelining | | | |
| Instruction Set | . – | | |
| ADDLW | 63 | | |
| ADDWF | | | |
| ANDLW | | | |
| ANDWF | | | |
| BCF | | | |
| BSF BTFSC | | | |
| BTFSS | | | |
| CALL | | | |
| CLRF | | | |
| CLRW | 66 | | |
| CLRWDT | 66 | | |
| COMF | | | |
| DECF | | | |
| DECFSZ | | | |
| GOTO | | | |
| INCFINCFSZ | | | |
| INCI SZ | | | |
| IORWF | | | |
| MOVF | | | |
| MOVLW | 68 | | |
| MOVWF | 69 | | |
| NOP | | | |
| OPTION | | | |
| RETFIE | | | |
| RETLW RETURN | | | |
| RLF | | | |
| RRF | | | |
| SLEEP | | | |
| SUBLW | | | |
| SUBWF | 72 | | |
| SWAPF | 73 | | |
| TRIS | | | |
| XORLW | | | |
| XORWF | | | |
| Instruction Set Summary INT Interrupt | | | |
| INTCON Register | | | |
| Interrupts | | | |
| IORLW Instruction | | | |
| IORWF Instruction | | | |
| Μ | | | |
| MOVF Instruction | 69 | | |
| MOVLW Instruction | | | |
| MOVWF Instruction | 69 | | |
| MPLAB ASM30 Assembler, Linker, Librarian | 76 | | |
| MPLAB ICD 2 In-Circuit Debugger | | | |
| MPLAB ICE 2000 High Performance Universal | | | |
| In-Circuit Emulator | 77 | | |
| MPLAB ICE 4000 High Performance Universal | 77 | | |
| In-Circuit Emulator MPLAB Integrated Development Environment Software | | | |
| MPLINK Object Linker/MPLIB Object Librarian | | | |
| | | | |