E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Details | |
|----------------------------|--|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 4MHz |
| Connectivity | - |
| Peripherals | Brown-out Detect/Reset, POR, WDT |
| Number of I/O | 13 |
| Program Memory Size | 1.75KB (1K x 14) |
| Program Memory Type | ОТР |
| EEPROM Size | - |
| RAM Size | 96 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 20-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lc621a-04e-ss |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 PIC16C62X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16C62X Product Identification System section at the end of this data sheet. When placing orders, please use this page of the data sheet to specify the correct part number.

2.1 UV Erasable Devices

The UV erasable version, offered in CERDIP package, is optimal for prototype development and pilot programs. This version can be erased and reprogrammed to any of the Oscillator modes.

Microchip's PICSTART[®] and PRO MATE[®] programmers both support programming of the PIC16C62X.

Note: Microchip does not recommend code protecting windowed devices.

2.2 One-Time-Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications. In addition to the program memory, the configuration bits must also be programmed.

2.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP programming service for factory production orders. This service is made available for users who chose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices, but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.4 Serialized Quick-Turnaround-Productionsm (SQTPsm) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number, which can serve as an entry-code, password or ID number.

NOTES:

FIGURE 4-4: DATA MEMORY MAP FOR THE PIC16C620/621

| File | | | File |
|----------|---------------------|---------------------|-------------|
| Address | 3 | | Address |
| 00h | INDF ⁽¹⁾ | INDF ⁽¹⁾ | 80h |
| 01h | TMR0 | OPTION | 81h |
| 02h | PCL | PCL | 82h |
| 03h | STATUS | STATUS | 83h |
| 04h | FSR | FSR | 84h |
| 05h | PORTA | TRISA | 85h |
| 06h | PORTB | TRISB | 86h |
| 07h | | | 87h |
| 08h | | | 88h |
| 09h | | | 89h |
| 0Ah | PCLATH | PCLATH | 8Ah |
| 0Bh | INTCON | INTCON | 8Bh |
| 0Ch | PIR1 | PIE1 | 8Ch |
| 0Dh | | | 8Dh |
| 0Eh | | PCON | 8Eh |
| 0Fh | | | 8Fh |
| 10h | | | 90h |
| 11h | | | 91h |
| 12h | | | 92h |
| 13h | | | 93h |
| 14h | | | 94h |
| 15h | | | 95h |
| 16h | | | 96h |
| 17h | | | 97h |
| 18h | | | 98h |
| 19h | | | 99h |
| 1Ah | | | 9Ah |
| 1Bh | | | 9Bh |
| 1Ch | | | 9Ch |
| 1Dh | | | 9Dh |
| 1Eh | | | 9Eh |
| 1Fh | CMCON | VRCON | 9Fh |
| 20h | | _ | A0h |
| | General | | |
| | Purpose Register | | |
| 6Fh | 5 | | |
| 70h | | | |
| | | | |
| | | | |
| | | | |
| 7Fh | | | FFh |
| | Bank 0 | Bank 1 | |
| — | | 1 4 | |
| Unimp | plemented data me | mory locations, r | ead as '0'. |
| Note 1: | Not a physical re | egister. | |
| | | | |
| | | | |

FIGURE 4-5:

DATA MEMORY MAP FOR THE PIC16C622

| | 1116 | | |
|-----------------|---------------------|---------------------|-----------------|
| File Address | 8 | | File Address |
| 00h | INDF ⁽¹⁾ | INDF ⁽¹⁾ | 80h |
| 01h | TMR0 | OPTION | 81h |
| 02h | PCL | PCL | 82h |
| 03h | STATUS | STATUS | 83h |
| 04h | FSR | FSR | 84h |
| 05h | PORTA | TRISA | 85h |
| 06h | PORTB | TRISB | 86h |
| 00h | TOILID | TRIOD | 87h |
| 07h 08h | | | 88h |
| 00h | | | 89h |
| 03h 0Ah | PCLATH | PCLATH | 8Ah |
| 0An 0Bh | INTCON | INTCON | 8Bh |
| 0Dh | PIR1 | PIE1 | 8Ch |
| 0Ch 0Dh | PIRI | PIEI | 8Dh |
| | | PCON | |
| 0Eh 0Fh | | PCON | 8Eh |
| | | | 8Fh |
| 10h | | | 90h |
| 11h | | | 91h |
| 12h | | | 92h |
| 13h | | | 93h |
| 14h | | | 94h |
| 15h | | | 95h |
| 16h | | | 96h |
| 17h | | | 97h |
| 18h | | | 98h |
| 19h | | | 99h |
| 1Ah | | | 9Ah |
| 1Bh | | | 9Bh |
| 1Ch | | | 9Ch |
| 1Dh | | | 9Dh |
| 1Eh | | | 9Eh |
| 1Fh | CMCON | VRCON | 9Fh |
| 20h | | | A0h |
| | General Purpose | General Purpose | |
| | Register | Register | |
| | 0 | 5 | BFh |
| | | | C0h |
| | | | |
| | | | |
| | | | |
| 7Fh | | | FFh |
| , , , , , , | Bank 0 | Bank 1 | |
| | | | |
| Unim | plemented data me | mory locations, re | ad as '0'. |
| Note 1: | Not a physical re | aister | |
| | | | |
| | | | |

OPTION Register 4.2.2.2

The OPTION register is a readable and writable register, which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0 and the weak pull-ups on PORTB.

| Note: | To achieve a 1:1 prescaler assignment for |
|-------|---|
| | TMR0, assign the prescaler to the WDT |
| | (PSA = 1). |

| | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|---------|--|--------------------------------|----------------------------|------------------------------|---------------|-------|-------|-------|
| | RBPU | INTEDG | TOCS | TOSE | PSA | PS2 | PS1 | PS0 |
| | bit 7 | | | | | • | | bit 0 |
| bit 7 | RBPU: PO | RTB Pull-u | p Enable bi | it | | | | |
| | | 3 pull-ups ai 3 pull-ups ai | | y individual | port latch va | alues | | |
| bit 6 | INTEDG: I | nterrupt Edg | e Select bit | - | | | | |
| | | | edge of RB0 edge of RB0 | | | | | |
| bit 5 | TOCS: TMI | R0 Clock Sc | ource Select | bit | | | | |
| | | ion on RA4/ Il instruction | T0CKI pin cycle clock | (CLKOUT) | | | | |
| bit 4 | TOSE: TM | R0 Source E | Edge Select | bit | | | | |
| | | | | ition on RA4 ition on RA4 | | | | |
| bit 3 | PSA: Pres | caler Assigr | iment bit | | - | | | |
| | 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module | | | | | | | |
| bit 2-0 | PS<2:0> : [| Prescaler Ra | ate Select bi | ts | | | | |
| | E | Bit Value T | MR0 Rate | WDT Rate | | | | |
| | - | 000 001 | 1:2 1:4 | 1:1 1:2 | | | | |
| | | 010 011 | 1 : 8 1 : 16 | 1:4 1:8 | | | | |
| | | 100 | 1:32 | 1:16 | | | | |
| | | 101 | 1:64 | 1:32 | | | | |
| | | 110 | 1:128 | 1:64 | | | | |
| | 111 1:256 1:128 | | | | | | | |

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

4.2.2.6 PCON Register

The PCON register contains flag bits to differentiate between a Power-on Reset, an external MCLR Reset, WDT Reset or a Brown-out Reset.

| Note: | BOR is unknown on Power-on Reset. It |
|-------|---|
| | must then be set by the user and checked |
| | on subsequent RESETS to see if BOR is |
| | cleared, indicating a brown-out has |
| | occurred. The BOR STATUS bit is a "don't |
| | care" and is not necessarily predictable if |
| | the brown-out circuit is disabled (by |
| | programming BODEN bit in the |
| | Configuration word). |

REGISTER 4-6: PCON REGISTER (ADDRESS 8Eh)

| | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
|---|-------|-----|-----|-----|-----|-----|-------|-------|
| ſ | _ | — | — | — | — | — | POR | BOR |
| - | bit 7 | | | | | | | bit 0 |

bit 7-2 Unimplemented: Read as '0'

bit 1 **POR**: Power-on Reset STATUS bit

- 1 = No Power-on Reset occurred
- 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 **BOR**: Brown-out Reset STATUS bit

1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

5.2 PORTB and TRISB Registers


PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. A '1' in the TRISB register puts the corresponding output driver in a High Impedance mode. A '0' in the TRISB register puts the contents of the output latch on the selected pin(s).

Reading PORTB register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

Each of the PORTB pins has a weak internal pull-up ($\approx 200 \ \mu A \ typical$). A single control bit can turn on all the pull-ups. This is done by clearing the RBPU (OPTION<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on Power-on Reset.

Four of PORTB's pins, RB<7:4>, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (e.g., any RB<7:4> pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB<7:4>) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB<7:4> are OR'ed together to generate the RBIF interrupt (flag latched in INTCON<0>).

FIGURE 5-5: BLOCK DIAGRAM OF RB<7:4> PINS



This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.


A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a key pad and make it possible for wake-up on key-depression. (See AN552, "Implementing Wake-Up on Key Strokes.)

| Note: | If a change on the I/O pin should occur |
|-------|---|
| | when the read operation is being executed |
| | (start of the Q2 cycle), then the RBIF inter- |
| | rupt flag may not get set. |

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.






NOTES:

7.1 Comparator Configuration

There are eight modes of operation for the comparators. The CMCON register is used to select the mode. Figure 7-1 shows the eight possible modes. The TRISA register controls the data direction of the comparator pins for each mode. If the Comparator

mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Table 12-2.

Note: Comparator interrupts should be disabled during a Comparator mode change otherwise a false interrupt may occur.





7.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that has occurred. The CMIF bit, PIR1<6>, is the comparator interrupt flag. The CMIF bit must be RESET by clearing '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE1<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

| Note: | If a change in the CMCON register |
|-------|--|
| | (C1OUT or C2OUT) should occur when a |
| | read operation is being executed (start of |
| | the Q2 cycle), then the CMIF (PIR1<6>) |
| | interrupt flag may not get set. |

The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON. This will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.

7.7 Comparator Operation During SLEEP

When a comparator is active and the device is placed in SLEEP mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will

Vdd ∆Vt = 0.6V RIC Rs < 10K Δικ **I**LEAKAGE CPIN VT = 0.6V ±500 nA 5 pF Vss Input Capacitance Legend CPIN = Threshold Voltage Vт = Leakage Current at the pin due to various junctions ILEAKAGE = = Interconnect Resistance RIC Rs = Source Impedance Analog Voltage VA =

FIGURE 7-4: ANALOG INPUT MODEL

wake up the device from SLEEP mode when enabled. While the comparator is powered-up, higher SLEEP currents than shown in the power-down current specification will occur. Each comparator that is operational will consume additional current as shown in the comparator specifications. To minimize power consumption while in SLEEP mode, turn off the comparators, CM<2:0> = 111, before entering SLEEP. If the device wakes up from SLEEP, the contents of the CMCON register are not affected.

7.8 Effects of a RESET

A device RESET forces the CMCON register to its RESET state. This forces the comparator module to be in the comparator RESET mode, CM<2:0> = 000. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at RESET time. The comparators will be powered-down during the RESET interval.

7.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 7-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latchup may occur. A maximum source impedance of $10 \ k\Omega$ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

8.0 **VOLTAGE REFERENCE** MODULE

The Voltage Reference is a 16-tap resistor ladder network that provides a selectable voltage reference. The resistor ladder is segmented to provide two ranges of VREF values and has a power-down function to conserve power when the reference is not being used. The VRCON register controls the operation of the reference as shown in Register 8-1. The block diagram is given in Figure 8-1.

8.1 **Configuring the Voltage Reference**

The Voltage Reference can output 16 distinct voltage levels for each range. The equations used to calculate the output of the Voltage Reference are as follows:

if VRR = 0: VREF = (VDD x 1/4) + (VR<3:0>/32) x VDD


The setting time of the Voltage Reference must be considered when changing the VREF output (Table 12-1). Example 8-1 shows an example of how to configure the Voltage Reference for an output voltage of 1.25V with VDD = 5.0V.

| | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | |
|---|--|---|----------------------------|-------------------------|-------------|------------|--------------|--------|--|--|--|--|
| | VREN | VROE | Vrr | — | VR3 | VR2 | VR1 | VR0 | | | | |
| | bit 7 | | | | | | | bit 0 | | | | |
| | | | | | | | | | | | | |
| bit 7 | Vren: Vref Enable 1 = Vref circuit powered on | | | | | | | | | | | |
| | | - | ed down, no | IDD drain | | | | | | | | |
| bit 6 | | F Output En | | | | | | | | | | |
| | | 1 = VREF is output on RA2 pin0 = VREF is disconnected from RA2 pin | | | | | | | | | | |
| bit 5 | | Range sele | | 2 pm | | | | | | | | |
| bit o | 1 = Low Ra | | | | | | | | | | | |
| | 0 = High R | ange | | | | | | | | | | |
| bit 4 | Unimplem | ented: Rea | d as '0' | | | | | | | | | |
| bit 3-0 | | | | VR [3:0] ≤ 1 | 5 | | | | | | | |
| | | | (VR<3:0>/ 2 1/4 * Voo + | 4) * VDD (VR<3:0>/ 3 | 2) * \/חח | | | | | | | |
| | | - 0. VILLI - | | (111-0.0-7-0 | 2) 100 | | | | | | | |
| | Legend: | | | | | | | | | | | |
| | R = Reada | ble bit | W = W | /ritable bit | U = Unim | nplemented | bit, read as | '0' | | | | |
| | - n = Value | at POR | '1' = B | it is set | '0' = Bit i | s cleared | x = Bit is u | nknown | | | | |
| 8-1: VOLTAGE REFERENCE BLOCK DIAGRAM | | | | | | | | | | | | |
| 16 Stages | | | | | | | | | | | | |
| \sim | | _ | | | _ | _ | | | | | | |
| $-\!$ | | | | | | | | | | | | |
| | | | | | | | | | | | | |

REGISTER 8-1: VRCON REGISTER(ADDRESS 9Fh)

| Legend: | | | | |
|--------------------|------------------|------------------------------------|--------------------|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | |

FIGURE 8-



9.2 Oscillator Configurations

9.2.1 OSCILLATOR TYPES


The PIC16C62X devices can be operated in four different oscillator options. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

9.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (Figure 9-1). The PIC16C62X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1 pin (Figure 9-2).

FIGURE 9-1: CRYSTAL OPERATION (OR CERAMIC RESONATOR) (HS, XT OR LP OSC CONFIGURATION)



See Table 9-1 and Table 9-2 for recommended values of C1 and C2.

Note: A series resistor may be required for AT strip cut crystals.

FIGURE 9-2: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC




TABLE 9-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

| R | anges Charao | 21 | | | | | |
|--|-------------------------------|---|---|--|--|--|--|
| Mode | Freq | 0562(C2) | | | | | |
| ХТ | 455 kHz 2.0 MHz 4.0 MHz | 22 - 100 pF 15 - 68 pF 15 - 68 pF | 82 - 100 pF 15 - 68 pF 15 - 68 pF | | | | |
| HS | 8.0 MHz 16.0 MHz 🔨 | 10-68 pF 10-22 pF | 10 - 68 pF 10 - 22 pF | | | | |
| Higher capacitance increases the stability of the oscil- lator but also increases the start-up time. These walkes are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components. | | | | | | | |

TABLE 9-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

| Mode | Freq | OSC1(C1) | OSC2(C2) | | | | |
|--|----------|-------------|-------------------------|--|--|--|--|
| LP | 32 kHz | 68 - 100 pF | 68 - 100 pF | | | | |
| | 200 kHz | 15 - 30 pF | 15 - 30 pF | | | | |
| хт | 100 kHz | 68 - 150 pF | 150-300 pF | | | | |
| | 2 MHz | 15 - 30 pF | 15-30 pF | | | | |
| | 4 MHz | 15 - 30 pF | 15-30 pF | | | | |
| HS | 8 MHz | 15-30 pF | ^V 15 - 30 pF | | | | |
| | 10 MHz | 15-30 pF | 15 - 30 pF | | | | |
| | 20 MHz 🔨 | 15-30 pF | 15 - 30 pF | | | | |
| Higher capacitance increases the stability of the oscillator but also increases the statility of the oscillator but also increases the start-up time. These values are for design guidance only. Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values of external components. | | | | | | | |

| BTFSS | Bit Test f, Skip if Set | CALL | Call Subroutine | | |
|------------------|---|------------------|---|--|--|
| Syntax: | [<i>label</i>]BTFSS f,b | Syntax: | [<i>label</i>] CALL k | | |
| Operands: | $0 \leq f \leq 127$ | Operands: | $0 \leq k \leq 2047$ | | |
| | 0 ≤ b < 7 | Operation: | (PC) + 1 \rightarrow TOS, | | |
| Operation: | skip if (f) = 1 | | $k \rightarrow PC < 10:0>$, (PCLATH<4:3>) $\rightarrow PC < 12:11>$ | | |
| Status Affected: | None | Status Affected: | None | | |
| Encoding: | 01 11bb bfff ffff | Encoding: | 10 0kkk kkkk kkkk | | |
| Description: | If bit 'b' in register 'f' is '1', then the next instruction is skipped. | Description: | Call Subroutine. First, return | | |
| | If bit 'b' is '1', then the next instruc- | Decomption | address (PC+1) is pushed onto | | |
| | tion fetched during the current | | the stack. The eleven bit immedi- | | |
| | instruction execution, is discarded and a NOP is executed instead. | | ate address is loaded into PC bits <10:0>. The upper bits of the PC | | |
| | making this a two-cycle instruction. | | are loaded from PCLATH. CALL is | | |
| Words: | 1 | | a two-cycle instruction. | | |
| Cycles: | 1(2) | Words: | 1 | | |
| Example | here bifss FLAG,1 | Cycles: | 2 | | |
| | FALSE GOTO PROCESS_CO TRUE • DE | Example | HERE CALL THER | | |
| | · | | E | | |
| | • Defens lastruction | | Before Instruction | | |
| | Before Instruction PC = address HERE | | PC = Address HERE After Instruction | | |
| | After Instruction | | PC = Address THERE | | |
| | if FLAG<1> = 0, PC = address FALSE | | TOS = Address HERE+1 | | |
| | if FLAG<1> = 1, | | | | |
| | PC = address TRUE | CLRF | Clear f | | |
| | | Syntax: | [label] CLRF f | | |
| | | Operands: | $0 \leq f \leq 127$ | | |
| | | Operation: | $\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$ | | |
| | | Status Affected: | Z | | |
| | | Encoding: | 00 0001 1fff ffff | | |
| | | Description: | The contents of register 'f' are cleared and the Z bit is set. | | |
| | | Words: | 1 | | |
| | | Cycles: | 1 | | |
| | | Example | CLRF FLAG_REG | | |
| | | • | Before Instruction | | |
| | | | FLAG_REG = 0x5A | | |
| | | | After Instruction FLAG REG = 0x00 | | |
| | | | Z = 1 | | |

| SWAPF | Swap Nibbles in f | | | | | | | | |
|------------------|--|-----------|------|--------------|--|--|--|--|--|
| Syntax: | [<i>label</i>] SWAPF f,d | | | | | | | | |
| Operands: | $0 \le f \le 127$ d $\in [0,1]$ | | | | | | | | |
| Operation: | (f<3:0>) → (dest<7:4>), (f<7:4>) → (dest<3:0>) | | | | | | | | |
| Status Affected: | None | | | | | | | | |
| Encoding: | 00 | 1110 | dfff | ffff | | | | | |
| Description: | The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in W register. If 'd' is 1, the result is placed in register 'f'. | | | | | | | | |
| Words: | 1 | | | | | | | | |
| Cycles: | 1 | | | | | | | | |
| Example | SWAPF | REG, | 0 | | | | | | |
| | Before In | struction | | | | | | | |
| | | REG1 | = (| DxA5 | | | | | |
| | After Inst | ruction | | | | | | | |
| | | REG1 W | | 0xA5 0x5A | | | | | |

| TRIS | Load TRIS Register | | | | | | | | |
|------------------|--|--|--|--|--|--|--|--|--|
| Syntax: | [label] TRIS f | | | | | | | | |
| Operands: | $5 \leq f \leq 7$ | | | | | | | | |
| Operation: | $(W) \rightarrow TRIS$ register f; | | | | | | | | |
| Status Affected: | None | | | | | | | | |
| Encoding: | 00 0000 0110 Offf | | | | | | | | |
| Description: | The instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them. | | | | | | | | |
| Words: | 1 | | | | | | | | |
| Cycles: | 1 | | | | | | | | |
| Example | | | | | | | | | |
| | To maintain upward compatibil- ity with future PICmicro [®] prod- ucts, do not use this instruction. | | | | | | | | |

| XORLW | Exclusive OR Literal with W | | | | | | | | |
|---|---|--|--|--|--|--|--|--|--|
| Syntax: | [<i>label</i> XORLW k] | | | | | | | | |
| Operands: | $0 \le k \le 255$ | | | | | | | | |
| Operation: | (W) .XOR. $k \rightarrow (W)$ | | | | | | | | |
| Status Affected: | Z | | | | | | | | |
| Encoding: | 11 1010 kkkk kkkk | | | | | | | | |
| Description: | The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register. | | | | | | | | |
| Words: | 1 | | | | | | | | |
| Cycles: | 1 | | | | | | | | |
| Example: | XORLW 0xAF | | | | | | | | |
| | Before Instruction | | | | | | | | |
| | W = 0xB5 | | | | | | | | |
| | After Instruction | | | | | | | | |
| | W = 0x1A | | | | | | | | |
| | | | | | | | | | |
| XORWF | Exclusive OR W with f | | | | | | | | |
| Syntax: | | | | | | | | | |
| | [<i>label</i>] XORWF f,d | | | | | | | | |
| Operands: | $ \begin{array}{l} \left[\begin{array}{c} \textit{label} \end{array} \right] \text{XORWF} f,d \\ 0 \leq f \leq 127 \\ d \in [0,1] \end{array} $ | | | | | | | | |
| - | $0 \le f \le 127$ | | | | | | | | |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | | | | | | | | |
| Operands: Operation: | $0 \le f \le 127$ $d \in [0,1]$ (W) .XOR. (f) \rightarrow (dest) | | | | | | | | |
| Operands: Operation: Status Affected: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \\ (W) . XOR. (f) \rightarrow (dest) \\ Z \end{array}$ | | | | | | | | |
| Operands: Operation: Status Affected: Encoding: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \\ (W) . XOR. (f) \rightarrow (dest) \\ \hline Z \\ \hline 00 & 0110 & dfff & ffff \\ \hline Exclusive OR the contents of the \\ W register with register 'f'. If 'd' is \\ 0, the result is stored in the W \\ register. If 'd' is 1, the result is \\ \end{array}$ | | | | | | | | |
| Operands: Operation: Status Affected: Encoding: Description: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \\ (W) .XOR. (f) \rightarrow (dest) \\ \hline Z \\ \hline 00 & 0110 & dfff & ffff \\ \hline Exclusive OR the contents of the \\ W register with register 'f'. If 'd' is \\ 0, the result is stored in the W \\ register. If 'd' is 1, the result is \\ stored back in register 'f'. \end{array}$ | | | | | | | | |
| Operands: Operation: Status Affected: Encoding: Description: Words: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \\ (W) . XOR. (f) \rightarrow (dest) \\ \hline Z \\ \hline \hline 00 & 0110 & dfff & ffff \\ \hline Exclusive OR the contents of the \\ W register with register 'f'. If 'd' is \\ 0, the result is stored in the W \\ register. If 'd' is 1, the result is \\ stored back in register 'f'. \\ 1 \end{array}$ | | | | | | | | |
| Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \\ (W) . XOR. (f) \rightarrow (dest) \\ \hline Z \\ \hline \hline 00 & 0110 & dfff & ffff \\ \hline Exclusive OR the contents of the \\ W register with register 'f'. If 'd' is \\ 0, the result is stored in the W \\ register. If 'd' is 1, the result is stored back in register 'f'. \\ 1 \\ 1 \end{array}$ | | | | | | | | |
| Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \\ (W) . XOR. (f) \rightarrow (dest) \\ \hline Z \\ \hline 00 & 0110 & dfff & ffff \\ \hline Exclusive OR the contents of the \\ W register with register 'f'. If 'd' is \\ 0, the result is stored in the W \\ register. If 'd' is 1, the result is \\ stored back in register 'f'. \\ 1 \\ 1 \\ XORWF & REG & 1 \\ \end{array}$ | | | | | | | | |
| Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \\ (W) .XOR. (f) \rightarrow (dest) \\ Z \\ \hline 00 & 0110 & dfff & ffff \\ \hline Exclusive OR the contents of the \\ W register with register 'f'. If 'd' is \\ 0, the result is stored in the W \\ register. If 'd' is 1, the result is stored back in register 'f'. \\ 1 \\ 1 \\ XORWF & REG & 1 \\ \hline Before Instruction \\ \hline REG & = 0xAF \\ \end{array}$ | | | | | | | | |
| Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | | | | |

PIC16C62X





12.2 DC Characteristics: PIC16C62XA-04 (Commercial, Industrial, Extended) PIC16C62XA-20 (Commercial, Industrial, Extended) PIC16LC62XA-04 (Commercial, Industrial, Extended)

| PIC16C62XA PIC16LC62XA | | | | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | |
|---------------------------|------|---|-------|--|------|-------|--|--|--|
| Param. No. | Sym | Characteristic | Min | Тур† | Мах | Units | Conditions | | |
| D001 | Vdd | Supply Voltage | 3.0 | _ | 5.5 | V | See Figures 12-1, 12-2, 12-3, 12-4, and 12-5 | | |
| D001 | Vdd | Supply Voltage | 2.5 | _ | 5.5 | V | See Figures 12-1, 12-2, 12-3, 12-4, and 12-5 | | |
| D002 | Vdr | RAM Data Retention Voltage ⁽¹⁾ | | 1.5* | | V | Device in SLEEP mode | | |
| D002 | Vdr | RAM Data Retention Voltage ⁽¹⁾ | | 1.5* | — | V | Device in SLEEP mode | | |
| D003 | VPOR | VDD start voltage to ensure Power-on Reset | | Vss | _ | V | See section on Power-on Reset for details | | |
| D003 | VPOR | VDD start voltage to ensure Power-on Reset | | Vss | — | V | See section on Power-on Reset for details | | |
| D004 | SVDD | VDD rise rate to ensure Power-on Reset | 0.05* | — | — | V/ms | See section on Power-on Reset for details | | |
| D004 | SVDD | VDD rise rate to ensure Power-on Reset | 0.05* | — | — | V/ms | See section on Power-on Reset for details | | |
| D005 | VBOR | Brown-out Detect Voltage | 3.7 | 4.0 | 4.35 | V | BOREN configuration bit is cleared | | |
| D005 | VBOR | Brown-out Detect Voltage | 3.7 | 4.0 | 4.35 | V | BOREN configuration bit is cleared | | |

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD, MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

PIC16C62X

12.2 DC Characteristics: PIC16C62XA-04 (Commercial, Industrial, Extended) PIC16C62XA-20 (Commercial, Industrial, Extended) PIC16LC62XA-04 (Commercial, Industrial, Extended (CONT.)

| PIC16C62XA | | | | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C$ $\leq TA \leq +85^{\circ}C$ for industrial and $0^{\circ}C$ $\leq TA \leq +70^{\circ}C$ for commercial and $-40^{\circ}C$ $\leq TA \leq +125^{\circ}C$ for extended | | | | | |
|-----------------------|---------------------------------|--|------------------|---|-----------------------|--------------------------|--|--|--|
| PIC16LC62XA | | | | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | |
| Param. No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions | | |
| D022 | ΔIWDT | WDT Current ⁽⁵⁾ | — | 6.0 | 10 12 | μA μA | VDD = 4.0V (125°C) | | |
| D022A D023 | Δ IBOR Δ ICOMP | Brown-out Reset Current ⁽⁵⁾ Comparator Current for each Comparator ⁽⁵⁾ | _ | 75 30 | 125 60 | μA μA | BOD enabled, VDD = 5.0V VDD = 4.0V | | |
| D023A | $\Delta I V REF$ | VREF Current ⁽⁵⁾ | — | 80 | 135 | μA | VDD = 4.0V | | |
| D022 D022A D023 | ΔIWDT ΔIBOR ΔICOMP | WDT Current ⁽⁵⁾ Brown-out Reset Current ⁽⁵⁾ Comparator Current for each Comparator ⁽⁵⁾ | | 6.0 75 30 | 10 12 125 60 | μΑ μΑ μΑ | VDD=4.0V (125°C) BOD enabled, VDD = 5.0V VDD = 4.0V | | |
| D023A | Δ IVREF | VREF Current ⁽⁵⁾ | _ | 80 | 135 | μA | VDD = 4.0V | | |
| 1A | Fosc | LP Oscillator Operating Frequency RC Oscillator Operating Frequency XT Oscillator Operating Frequency HS Oscillator Operating Frequency | 0 0 0 0 | | 200 4 4 20 | kHz MHz MHz MHz | All temperatures All temperatures All temperatures All temperatures | | |
| 1A | Fosc | LP Oscillator Operating Frequency RC Oscillator Operating Frequency XT Oscillator Operating Frequency HS Oscillator Operating Frequency | 0 0 0 0 | | 200 4 4 20 | kHz MHz MHz MHz | All temperatures All temperatures All temperatures All temperatures | | |

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

 $\overline{\text{MCLR}}$ = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

FIGURE 12-14: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 12-15: BROWN-OUT RESET TIMING




TABLE 12-5:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP
TIMER REQUIREMENTS

| Parameter No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
|------------------|-------|---|------|-----------|------|-------|----------------------------------|
| 30 | TmcL | MCLR Pulse Width (low) | 2000 | — | _ | ns | -40° to +85°C |
| 31 | Twdt | Watchdog Timer Time-out Period (No Prescaler) | 7* | 18 | 33* | ms | VDD = 5.0V, -40° to +85°C |
| 32 | Tost | Oscillation Start-up Timer Period | _ | 1024 Tosc | _ | | Tosc = OSC1 period |
| 33 | Tpwrt | Power-up Timer Period | 28* | 72 | 132* | ms | VDD = 5.0V, -40° to +85°C |
| 34 | Tioz | I/O hi-impedance from MCLR low | | — | 2.0 | μS | |
| 35 | TBOR | Brown-out Reset Pulse Width | 100* | _ | | μS | $3.7V \leq V\text{DD} \leq 4.3V$ |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested. 18-Lead Plastic Dual In-line (P) – 300 mil (PDIP)



| | | INCHES* | | MILLIMETERS | | | | |
|----------------------------|----------|---------|---------|-------------|-------|-------|-------|--|
| Dimension | n Limits | MIN | MIN NOM | | MIN | NOM | MAX | |
| Number of Pins | n | | 18 | | | 18 | | |
| Pitch | р | | .100 | | | 2.54 | | |
| Top to Seating Plane | А | .140 | .155 | .170 | 3.56 | 3.94 | 4.32 | |
| Molded Package Thickness | A2 | .115 | .130 | .145 | 2.92 | 3.30 | 3.68 | |
| Base to Seating Plane | A1 | .015 | | | 0.38 | | | |
| Shoulder to Shoulder Width | Е | .300 | .313 | .325 | 7.62 | 7.94 | 8.26 | |
| Molded Package Width | E1 | .240 | .250 | .260 | 6.10 | 6.35 | 6.60 | |
| Overall Length | D | .890 | .898 | .905 | 22.61 | 22.80 | 22.99 | |
| Tip to Seating Plane | L | .125 | .130 | .135 | 3.18 | 3.30 | 3.43 | |
| Lead Thickness | С | .008 | .012 | .015 | 0.20 | 0.29 | 0.38 | |
| Upper Lead Width | B1 | .045 | .058 | .070 | 1.14 | 1.46 | 1.78 | |
| Lower Lead Width | В | .014 | .018 | .022 | 0.36 | 0.46 | 0.56 | |
| Overall Row Spacing § | eB | .310 | .370 | .430 | 7.87 | 9.40 | 10.92 | |
| Mold Draft Angle Top | α | 5 | 10 | 15 | 5 | 10 | 15 | |
| Mold Draft Angle Bottom | β | 5 | 10 | 15 | 5 | 10 | 15 | |

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-007

APPENDIX A: ENHANCEMENTS

The following are the list of enhancements over the PIC16C5X microcontroller family:

- Instruction word length is increased to 14 bits. This allows larger page sizes both in program memory (4K now as opposed to 512 before) and register file (up to 128 bytes now versus 32 bytes before).
- 2. A PC high latch register (PCLATH) is added to handle program memory paging. PA2, PA1, PA0 bits are removed from STATUS register.
- 3. Data memory paging is slightly redefined. STATUS register is modified.
- Four new instructions have been added: RETURN, RETFIE, ADDLW, and SUBLW.
 Two instructions TRIS and OPTION are being phased out, although they are kept for compatibility with PIC16C5X.
- 5. OPTION and TRIS registers are made addressable.
- 6. Interrupt capability is added. Interrupt vector is at 0004h.
- 7. Stack size is increased to 8 deep.
- 8. RESET vector is changed to 0000h.
- RESET of all registers is revisited. Five different RESET (and wake-up) types are recognized. Registers are reset differently.
- 10. Wake-up from SLEEP through interrupt is added.
- 11. Two separate timers, Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
- 12. PORTB has weak pull-ups and interrupt-onchange feature.
- 13. Timer0 clock input, T0CKI pin is also a port pin (RA4/T0CKI) and has a TRIS bit.
- 14. FSR is made a full 8-bit register.
- 15. "In-circuit programming" is made possible. The user can program PIC16CXX devices using only five pins: VDD, VSS, VPP, RB6 (clock) and RB7 (data in/out).
- PCON STATUS register is added with a Poweron-Reset (POR) STATUS bit and a Brown-out Reset STATUS bit (BOD).
- 17. Code protection scheme is enhanced such that portions of the program memory can be protected, while the remainder is unprotected.
- 18. PORTA inputs are now Schmitt Trigger inputs.
- 19. Brown-out Reset reset has been added.
- 20. Common RAM registers F0h-FFh implemented in bank1.

APPENDIX B: COMPATIBILITY

To convert code written for PIC16C5X to PIC16CXX, the user should take the following steps:

- 1. Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- 3. Eliminate any data memory page switching. Redefine data variables to reallocate them.
- 4. Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- 5. Change RESET vector to 0000h.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

Phoenix

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Marketing Support Division Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599 China - Fuzhou Microchip Technology Consulting (Shanghai)

Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060 **China - Shenzhen**

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-82966626

China - Qingdao

Mm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205 India Microchip Technology Inc. India Liaison Office Marketing Support Division Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Microchip Technology (Barbados) Inc., Taiwan Branch 11F-3, No. 207

Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria

Microchip Technology Austria GmbH Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Italy Microchip Technology SRL Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611 Fax: 39-0331-466781 United Kingdom Microchip Ltd 505 Eskdale Road

Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

03/25/03