

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	96 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc621a-04i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Device Differences

Device	Voltage Range	Oscillator	Process Technology (Microns)
PIC16C620 ⁽³⁾	2.5 - 6.0	See Note 1	0.9
PIC16C621 ⁽³⁾	2.5 - 6.0	See Note 1	0.9
PIC16C622 ⁽³⁾	2.5 - 6.0	See Note 1	0.9
PIC16C620A ⁽⁴⁾	2.7 - 5.5	See Note 1	0.7
PIC16CR620A ⁽²⁾	2.5 - 5.5	See Note 1	0.7
PIC16C621A ⁽⁴⁾	2.7 - 5.5	See Note 1	0.7
PIC16C622A ⁽⁴⁾	2.7 - 5.5	See Note 1	0.7

Note 1: If you change from this device to another device, please verify oscillator characteristics in your application.

2: For ROM parts, operation from 2.5V - 3.0V will require the PIC16LCR62X parts.

3: For OTP parts, operation from 2.5V - 3.0V will require the PIC16LC62X parts.

4: For OTP parts, operations from 2.7V - 3.0V will require the PIC16LC62XA parts.

Table of Contents

1.0	General Description	. 5
2.0	PIC16C62X Device Varieties	. 7
	Architectural Overview	
	Memory Organization	
5.0	I/O Ports	25
6.0	Timer0 Module	31
7.0	Comparator Module	37
8.0	Voltage Reference Module	43
9.0	Special Features of the CPU	45
10.0	Instruction Set Summary	61
	Development Support	
12.0	Electrical Specifications	81
13.0	Device Characterization Information	09
14.0	Packaging Information 1	13
	Jix A: Enhancements 1	
Append	Jix B: Compatibility	19
Index		21
On-Line	e Support 1	23
System	Is Information and Upgrade Hot Line	23
	Response 1	
Product	t Identification System 1	25

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

2.0 PIC16C62X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16C62X Product Identification System section at the end of this data sheet. When placing orders, please use this page of the data sheet to specify the correct part number.

2.1 UV Erasable Devices

The UV erasable version, offered in CERDIP package, is optimal for prototype development and pilot programs. This version can be erased and reprogrammed to any of the Oscillator modes.

Microchip's PICSTART[®] and PRO MATE[®] programmers both support programming of the PIC16C62X.

Note: Microchip does not recommend code protecting windowed devices.

2.2 One-Time-Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications. In addition to the program memory, the configuration bits must also be programmed.

2.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP programming service for factory production orders. This service is made available for users who chose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices, but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.4 Serialized Quick-Turnaround-Productionsm (SQTPsm) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number, which can serve as an entry-code, password or ID number.

4.2.2.4 PIE1 Register

This register contains the individual enable bit for the comparator interrupt.

REGISTER 4-4:	PIE1 REGISTER (ADDRESS 8CH)								
	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	
		CMIE	_			—	_	—	
	bit 7							bit 0	
bit 7	Unimpleme	Unimplemented: Read as '0'							
bit 6	CMIE : Comparator Interrupt Enable bit 1 = Enables the Comparator interrupt 0 = Disables the Comparator interrupt								
bit 5-0	Unimpleme	nted: Read	d as '0'						
	Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'- n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown								

4.2.2.5 PIR1 Register

This register contains the individual flag bit for the comparator interrupt.

Note:	Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of						
	its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User						
	software should ensure the appropriate						
	interrupt flag bits are clear prior to enabling						
	an interrupt.						

REGISTER 4-5: PIR1 REGISTER (ADDRESS 0CH)

ER 4-5:	PIRT REGI	SIER (AL	DRESS 0	СН)				
	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
		CMIF		—	_			
	bit 7							bit 0
bit 7	Unimplemented: Read as '0'							
bit 6	CMIF: Com	parator Inte	errupt Flag b	it				
	1 = Compai	rator input h	nas changed	l				
	0 = Compai	rator input h	nas not chan	iged				
bit 5-0	Unimpleme	ented: Rea	d as '0'					
	Legend:							
	R = Readab	ole bit	W = W	/ritable bit	U = Unim	plemented	bit, read as '	0'
	- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown							

4.4 Indirect Addressing, INDF and FSR Registers


The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select Register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-9. However, IRP is not used in the PIC16C62X.

A simple program to clear RAM location 20h-7Fh using indirect addressing is shown in Example 4-1.

EXAN	IPLE 4-	1: INC	DIRECT ADDRESSING
	movlw	0x20	;initialize pointer
	movwf	FSR	;to RAM
NEXT	clrf	INDF	;clear INDF register
	incf	FSR	;inc pointer
	btfss	FSR,7	;all done?
	goto	NEXT	;no clear next
			;yes continue
CONTI	NUE:		

FIGURE 4-9: DIRECT/INDIRECT ADDRESSING PIC16C62X



6.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 6-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusive between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer and vice-versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.




FIGURE 6-6: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER

6.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on-the-fly" during program execution). To avoid an unintended device RESET, the following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to WDT.)

EXAMPLE 6-1: CHANGING PRESCALER (TIMER0→WDT)

		,
1.BCF	STATUS, RPO	;Skip if already in ;Bank 0
2.CLRWDT		;Clear WDT
3.CLRF	TMR0	;Clear TMR0 & Prescaler
4.BSF	STATUS, RPO	;Bank 1
5.MOVLW	'00101111'b;	;These 3 lines (5, 6, 7)
6.MOVWF	OPTION	;are required only if ;desired PS<2:0> are
7.CLRWDT		;000 or 001
8.MOVLW	'00101xxx'b	;Set Postscaler to
9.MOVWF	OPTION	;desired WDT rate
10.BCF	STATUS, RPO	;Return to Bank 0

To change prescaler from the WDT to the TMR0 module, use the sequence shown in Example 6-2. This precaution must be taken even if the WDT is disabled.

EXAMPLE 6-2:

CHANGING PRESCALER (WDT→TIMER0)

	•	,
CLRWDT		;Clear WDT and
		;prescaler
BSF	STATUS, RPO	
MOVLW	b'xxxx0xxx'	;Select TMR0, new ;prescale value and
		;clock source
MOVWF	OPTION REG	
BCF	STATUS, RPO	

TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other RESETS
01h	TMR0	Timer0 r	nodule regi	ster						XXXX XXXX	uuuu uuuu
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	_		_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Legend: — = Unimplemented locations, read as '0', u = unchanged, x = unknown

Note: Shaded bits are not used by TMR0 module.

NOTES:

8.0 **VOLTAGE REFERENCE** MODULE

The Voltage Reference is a 16-tap resistor ladder network that provides a selectable voltage reference. The resistor ladder is segmented to provide two ranges of VREF values and has a power-down function to conserve power when the reference is not being used. The VRCON register controls the operation of the reference as shown in Register 8-1. The block diagram is given in Figure 8-1.

8.1 **Configuring the Voltage Reference**

The Voltage Reference can output 16 distinct voltage levels for each range. The equations used to calculate the output of the Voltage Reference are as follows:

if VRR = 0: VREF = (VDD x 1/4) + (VR<3:0>/32) x VDD


The setting time of the Voltage Reference must be considered when changing the VREF output (Table 12-1). Example 8-1 shows an example of how to configure the Voltage Reference for an output voltage of 1.25V with VDD = 5.0V.

	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	VREN	VROE	Vrr	—	VR3	VR2	VR1	VR0
	bit 7							bit 0
bit 7		Enable ircuit powere	od on					
		-	ed down, no	IDD drain				
bit 6		F Output En						
		s output on F	RA2 pin ed from RA2	2 nin				
bit 5		Range sele		2 pm				
bit o	1 = Low Ra							
	0 = High R	ange						
bit 4	Unimplem	ented: Rea	d as '0'					
bit 3-0				VR [3:0] ≤ 1	5			
			(VR<3:0>/ 2 1/4 * Voo +	4) * VDD (VR<3:0>/ 3	2) * \/חח			
		- 0. VILLI -		(111-0.0-7-0	2) 100			
	Legend:							
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	nplemented	bit, read as	'0'
	- n = Value	at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	nknown
8-1:	VOLTAGE	REFERE		K DIAGRA	M			
			16 \$	Stages				
\sim		_			_	_		
$-\!$	에드 8R	R	R	R	R			
		<u>\</u>				• •		

REGISTER 8-1: VRCON REGISTER(ADDRESS 9Fh)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

FIGURE 8-



EXAMPLE 8-1: VOLTAGE REFERENCE CONFIGURATION

MOVLW	0x02	;	4 Inputs Muxed
MOVWF	CMCON	;	to 2 comps.
BSF	STATUS, RPO	;	go to Bank 1
MOVLW	0x0F	;	RA3-RA0 are
MOVWF	TRISA	;	inputs
MOVLW	0xA6	;	enable VREF
MOVWF	VRCON	;	low range
		;	set VR<3:0>=6
BCF	STATUS, RPO	;	go to Bank O
CALL	DELAY10	;	10µs delay

8.2 Voltage Reference Accuracy/Error

The full range of VSS to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 8-1) keep VREF from approaching VSS or VDD. The voltage reference is VDD derived and therefore, the VREF output changes with fluctuations in VDD. The tested absolute accuracy of the voltage reference can be found in Table 12-2.

8.3 Operation During SLEEP

When the device wakes up from SLEEP through an interrupt or a Watchdog Timer time-out, the contents of the VRCON register are not affected. To minimize current consumption in SLEEP mode, the voltage reference should be disabled.

8.4 Effects of a RESET

A device RESET disables the voltage reference by clearing bit VREN (VRCON<7>). This reset also disconnects the reference from the RA2 pin by clearing bit VROE (VRCON<6>) and selects the high voltage range by clearing bit VRR (VRCON<5>). The VREF value select bits, VRCON<3:0>, are also cleared.

8.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RA2 pin if the TRISA<2> bit is set and the VROE bit, VRCON<6>, is set. Enabling the voltage reference output onto the RA2 pin with an input signal present will increase current consumption. Connecting RA2 as a digital output with VREF enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited drive capability, a buffer must be used in conjunction with the voltage reference output for external connections to VREF. Figure 8-2 shows an example buffering technique.

FIGURE 8-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE

TABLE 8-1: REGISTERS ASSOCIATED WITH VOLTAGE REFERENCE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value On POR	Value On All Other RESETS
9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	000- 0000
1Fh	CMCON	C2OUT	C1OUT	_	-	CIS	CM2	CM1	CM0	00 0000	00 0000
85h	TRISA	_			TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Note: - = Unimplemented, read as "0"

9.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used; one with series resonance or one with parallel resonance.

Figure 9-3 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180° phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 9-3: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 9-4 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180° phase shift in a series resonant oscillator circuit. The 330 k Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 9-4: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



9.2.4 RC OSCILLATOR

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 9-5 shows how the R/C combination is connected to the PIC16C62X. For REXT values below 2.2 k Ω , the oscillator operation may become unstable or stop completely. For very high REXT values (e.g., 1 M Ω), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep REXT between 3 k Ω and 100 k Ω .

Although the oscillator will operate with no external capacitor (CEXT = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See Section 13.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See Section 13.0 for variation of oscillator frequency due to VDD for given REXT/CEXT values, as well as frequency variation due to operating temperature for given R, C and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (Figure 3-2 for waveform).

FIGURE 9-5: RC OSCILLATOR MODE




TABLE 9-4: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during SLEEP	000h	0001 0uuu	uu
WDT Reset	000h	0000 uuuu	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	000x xuuu	u0
Interrupt Wake-up from SLEEP	PC + 1 ⁽¹⁾	uuu1 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and global enable bit, GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC+1.

Register	Address	Power-on Reset	MCLR Reset during <u>normal</u> operation MCLR Reset during SLEEP WDT Reset Brown-out Reset ⁽¹⁾	 Wake-up from SLEEP through interrupt Wake-up from SLEEP through WDT time-out
W	_	xxxx xxxx	սսսս սսսս	นนนน นนนน
INDF	00h			_
TMR0	01h	xxxx xxxx	սսսս սսսս	นนนน นนนน
PCL	02h	0000 0000	0000 0000	PC + 1 ⁽³⁾
STATUS	03h	0001 1xxx	000q quuu ⁽⁴⁾	uuuq quuu ⁽⁴⁾
FSR	04h	xxxx xxxx	սսսս սսսս	uuuu uuuu
PORTA	05h	x xxxx	u uuuu	u uuuu
PORTB	06h	xxxx xxxx	սսսս սսսս	uuuu uuuu
CMCON	1Fh	00 0000	00 0000	uu uuuu
PCLATH	0Ah	0 0000	0 0000	u uuuu
INTCON	0Bh	0000 000x	0000 000u	uuuu uqqq ⁽²⁾
PIR1	0Ch	-0	-0	-q ^(2,5)
OPTION	81h	1111 1111	1111 1111	սսսս սսսս
TRISA	85h	1 1111	1 1111	u uuuu
TRISB	86h	1111 1111	1111 1111	սսսս սսսս
PIE1	8Ch	-0	-0	-u
PCON	8Eh	0x	uq ^(1,6)	uu
VRCON	9Fh	000- 0000	000- 0000	uuu- uuuu

TABLE 9-5: INITIALIZATION CONDITION FOR REGISTERS

 $\label{eq:legend: u = unchanged, x = unknown, - = unimplemented bit, reads as `0', q = value depends on condition.$

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 9-4 for RESET value for specific condition.

5: If wake-up was due to comparator input changing, then bit 6 = 1. All other interrupts generating a wake-up will cause bit 6 = u.

6: If RESET was due to brown-out, then bit 0 = 0. All other RESETS will cause bit 0 = u.

PIC16C62X

CLRW	Clear W	COMF	Complement f
Syntax:	[label] CLRW	Syntax:	[<i>label</i>] COMF f,d
Operands:	None	Operands:	$0 \leq f \leq 127$
Operation:	$00h \rightarrow (W)$		d ∈ [0,1]
	$1 \rightarrow Z$	Operation:	$(\bar{f}) \rightarrow (dest)$
Status Affected:	Z	Status Affected:	Z
Encoding:	00 0001 0000 0011	Encoding:	00 1001 dfff ffff
Description:	W register is cleared. Zero bit (Z) is set.	Description:	The contents of register 'f' are complemented. If 'd' is 0, the
Words:	1		result is stored in W. If 'd' is 1, the result is stored back in register 'f'.
Cycles:	1	Words:	1
Example	CLRW	Cycles:	1
	Before Instruction	Example	COMF REG1,0
	W = 0x5A After Instruction	Example	Before Instruction
	W = 0x00 $Z = 1$		REG1 = 0x13 After Instruction REG1 = 0x13 W = 0xEC
CLRWDT	Clear Watchdog Timer		
Syntax:	[label] CLRWDT		
-)		DECF	Decrement f
Operands:	None	DECF Syntax:	Decrement f
	None 00h → WDT	Syntax:	Decrement f [<i>label</i>] DECF f,d 0 ≤ f ≤ 127
Operands:	None $00h \rightarrow WDT$ $0 \rightarrow \underline{WD}T$ prescaler,	-	[label] DECF f,d
Operands:	None 00h → WDT	Syntax:	[<i>label</i>] DECF f,d 0 ≤ f ≤ 127
Operands:	None $00h \rightarrow WDT$ $0 \rightarrow WDT$ prescaler, $1 \rightarrow \overline{TO}$	Syntax: Operands:	$ \begin{bmatrix} \textit{label} \end{bmatrix} \text{ DECF } f,d \\ 0 \le f \le 127 \\ d \in [0,1] $
Operands: Operation:	None $00h \rightarrow WDT$ $0 \rightarrow WDT$ prescaler, $1 \rightarrow \overline{TO}$ $1 \rightarrow \overline{PD}$	Syntax: Operands: Operation:	$\begin{bmatrix} label \end{bmatrix} DECF f,d$ $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$
Operands: Operation: Status Affected:	None $00h \rightarrow WDT$ $0 \rightarrow WDT \text{ prescaler,}$ $1 \rightarrow \overline{TO}$ $1 \rightarrow PD$ $\overline{TO, PD}$	Syntax: Operands: Operation: Status Affected:	[<i>label</i>] DECF f,d $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 \rightarrow (dest) Z
Operands: Operation: Status Affected: Encoding:	None $00h \rightarrow WDT$ $0 \rightarrow WDT prescaler,$ $1 \rightarrow \overline{TO}$ $1 \rightarrow PD$ \overline{TO}, PD 00 0000 0110 0100 CLRWDT instruction resets the Watchdog Timer. It also resets the pres <u>caler of the</u> WDT. STATUS	Syntax: Operands: Operation: Status Affected: Encoding:	$\begin{bmatrix} label \end{bmatrix} DECF f,d$ $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 \rightarrow (dest) Z $\boxed{00 \qquad 0011 dfff \qquad ffff}$ Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is
Operands: Operation: Status Affected: Encoding: Description:	None $\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow PD \\ \hline \overline{TO}, \overline{PD} \\ \hline \hline 00 & 0000 & 0110 & 0100 \\ \hline \\ CLRWDT \text{ instruction resets the} \\ Watchdog Timer. It also resets the \\ prescaler of the WDT. STATUS \\ bits TO and PD are set. \\ \hline \end{array}$	Syntax: Operands: Operation: Status Affected: Encoding: Description:	$\begin{bmatrix} label \end{bmatrix} DECF f,d$ $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 \rightarrow (dest) Z $\boxed{00 \qquad 0011 \qquad dfff \qquad ffff}$ Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.
Operands: Operation: Status Affected: Encoding: Description: Words:	None $\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \\ \hline \overline{TO, PD} \\ \hline \hline 00 & 0000 & 0110 & 0100 \\ \hline \\ CLRWDT \text{ instruction resets the} \\ Watchdog Timer. It also resets the \\ prescaler of the WDT. STATUS \\ bits TO and PD are set. \\ 1 \end{array}$	Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	$\begin{bmatrix} label \end{bmatrix} DECF f,d$ $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 \rightarrow (dest) Z $\boxed{00 \qquad 0011 dfff \qquad ffff}$ Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. 1

PIC16C62X

INCFSZ	Increment f, Skip if 0	IORWF	Inclusive OR W with f
Syntax:	[<i>label</i>] INCFSZ f,d	Syntax:	[<i>label</i>] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	Operands:	$0 \le f \le 127$ d $\in [0,1]$
Operation:	(f) + 1 \rightarrow (dest), skip if result = 0	Operation:	(W) .OR. (f) \rightarrow (dest)
Status Affected:	None	Status Affected:	Z
Encoding:	00 1111 dfff ffff	Encoding:	00 0100 dfff ffff
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.	Description:	Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
	If the result is 0, the next instruc- tion, which is already fetched, is	Words:	1
	discarded. A NOP is executed	Cycles:	1
	instead making it a two-cycle	Example	IORWF RESULT, 0
Words: Cycles: Example	instruction. 1 1(2) HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE • •		Before Instruction $\begin{array}{rcl} RESULT &= & 0x13 \\ W &= & 0x91 \\ \end{array}$ After Instruction $\begin{array}{rcl} RESULT &= & 0x13 \\ W &= & 0x93 \\ Z &= & 1 \\ \end{array}$
	• Before Instruction	MOVLW	Move Literal to W
	PC = address HERE After Instruction	Syntax:	[<i>label</i>] MOVLW k
	CNT = CNT + 1	Operands:	$0 \le k \le 255$
	if CNT= 0, PC = address CONTINUE	Operation:	$k \rightarrow (W)$
	if CNT≠ 0,	Status Affected:	None
	PC = address HERE +1	Encoding:	11 00xx kkkk kkkk
IORLW	Inclusive OR Literal with W	Description:	The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.
Syntax:	[<i>label</i>] IORLW k	Words:	1
Operands:	$0 \le k \le 255$	Cycles:	1
Operation:	(W) .OR. $k \rightarrow$ (W)	Example	MOVLW 0x5A
Status Affected:	Z	Example	After Instruction
Encoding:	11 1000 kkkk kkkk		W = 0x5A
Description:	The contents of the W register is OR'ed with the eight bit literal 'k'. The result is placed in the W register.		
Words:	1		
Cycles:	1		
Example	IORLW 0x35		
	Before Instruction W = 0x9A After Instruction W = 0xBE		

W = Z =

0xBF 1

11.14 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer, or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include analog input, push button switches and eight LEDs.

11.15 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface, and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

11.16 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18-, 28-, and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs, and sample PIC18F452 and PIC16F877 FLASH microcontrollers.

11.17 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

11.18 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8-, 14-, and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88, PIC16F62XA and the PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low power operation with the supercapacitor circuit, and jumpers allow onboard hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2x16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User's Guide.

11.19 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board FLASH memory. A generous prototype area is available for user hardware expansion.

12.2 DC Characteristics: PIC16C62XA-04 (Commercial, Industrial, Extended) PIC16C62XA-20 (Commercial, Industrial, Extended) PIC16LC62XA-04 (Commercial, Industrial, Extended)

PIC16C62XA PIC16LC62XA				$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param. No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions		
D001	Vdd	Supply Voltage	3.0	_	5.5	V	See Figures 12-1, 12-2, 12-3, 12-4, and 12-5		
D001	Vdd	Supply Voltage	2.5	_	5.5	V	See Figures 12-1, 12-2, 12-3, 12-4, and 12-5		
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾		1.5*	_	V	Device in SLEEP mode		
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾		1.5*	—	V	Device in SLEEP mode		
D003	VPOR	VDD start voltage to ensure Power-on Reset		Vss	_	V	See section on Power-on Reset for details		
D003	VPOR	VDD start voltage to ensure Power-on Reset	—	Vss	_	V	See section on Power-on Reset for details		
D004	SVDD	VDD rise rate to ensure Power-on Reset	0.05*	—	_	V/ms	See section on Power-on Reset for details		
D004	SVDD	VDD rise rate to ensure Power-on Reset	0.05*	—	—	V/ms	See section on Power-on Reset for details		
D005	VBOR	Brown-out Detect Voltage	3.7	4.0	4.35	V	BOREN configuration bit is cleared		
D005	VBOR	Brown-out Detect Voltage	3.7	4.0	4.35	V	BOREN configuration bit is cleared		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD, MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

FIGURE 12-14: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 12-15: BROWN-OUT RESET TIMING




TABLE 12-5:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP
TIMER REQUIREMENTS


Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2000	—	_	ns	-40° to +85°C
31	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7*	18	33*	ms	VDD = 5.0V, -40° to +85°C
32	Tost	Oscillation Start-up Timer Period		1024 Tosc	_		Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period	28*	72	132*	ms	VDD = 5.0V, -40° to +85°C
34 Tioz I/O hi-impedance from MCLR low			—	2.0	μS		
35	TBOR	Brown-out Reset Pulse Width	100*	_		μS	$3.7V \leq V\text{DD} \leq 4.3V$

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC16C62X





PIC16C62X

NOTES:

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manag	er Total Pages Sent						
RE:	Reader Response							
From	n: Name							
	Company							
	Address							
	Telephone: ()	FAX: ()						
Appl	ication (optional):							
Wou	ld you like a reply?YN							
Devi	ce: PIC16C62X	_iterature Number: DS30235J						
Que	stions:							
1. \	What are the best features of this	document?						
-								
<u>-</u>								
2. I	How does this document meet your hardware and software development needs?							
-								
- 3. [Do you find the organization of thi	s document easy to follow? If not, why?						
_								
_								
4. \	What additions to the document d	o you think would enhance the structure and subject?						
-								
-								
5. \	What deletions from the documen	t could be made without affecting the overall usefulness?						
-								
- 6 I	s there any incorrect or misleadir	a information (what and where)?						
0. 1								
-								
7. H	How would you improve this docu	ment?						
_								
-								