

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	96 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc621at-04e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4.2 Data Memory Organization

The data memory (Figure 4-4, Figure 4-5, Figure 4-6 and Figure 4-7) is partitioned into two banks, which contain the General Purpose Registers and the Special Function Registers. Bank 0 is selected when the RP0 bit is cleared. Bank 1 is selected when the RP0 bit (STATUS <5>) is set. The Special Function Registers are located in the first 32 locations of each bank. Register locations 20-7Fh (Bank0) on the PIC16C620A/CR620A/621A and 20-7Fh (Bank0) and A0-BFh (Bank1) on the PIC16C622 and PIC16C622A are General Purpose Registers implemented as static RAM. Some Special Purpose Registers are mapped in Bank 1.

Addresses F0h-FFh of bank1 are implemented as common ram and mapped back to addresses 70h-7Fh in bank0 on the PIC16C620A/621A/622A/CR620A.

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 80 x 8 in the PIC16C620/621, 96 x 8 in the PIC16C620A/621A/CR620A and 128 x 8 in the PIC16C622(A). Each is accessed either directly or indirectly through the File Select Register FSR (Section 4.4).

PIC16C62X









7.1 Comparator Configuration

There are eight modes of operation for the comparators. The CMCON register is used to select the mode. Figure 7-1 shows the eight possible modes. The TRISA register controls the data direction of the comparator pins for each mode. If the Comparator

mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Table 12-2.

Note: Comparator interrupts should be disabled during a Comparator mode change otherwise a false interrupt may occur.





The code example in Example 7-1 depicts the steps required to configure the comparator module. RA3 and RA4 are configured as digital output. RA0 and RA1 are configured as the V- inputs and RA2 as the V+ input to both comparators.

EXAMPLE 7-1: INITIALIZING COMPARATOR MODULE

MOVLW	0x03	;Init comparator mode
MOVWF	CMCON	;CM<2:0> = 011
CLRF	PORTA	;Init PORTA
BSF	STATUS, RPO	;Select Bank1
MOVLW	0x07	;Initialize data direction
MOVWF	TRISA	;Set RA<2:0> as inputs
		;RA<4:3> as outputs
		;TRISA<7:5> always read `0'
BCF	STATUS, RPO	;Select Bank 0
CALL	DELAY 10	;10µs delay
MOVF	CMCON,F	;Read CMCONtoend change condition
BCF	PIR1,CMIF	;Clear pending interrupts
BSF	STATUS, RPO	;Select Bank 1
BSF	PIE1,CMIE	;Enable comparator interrupts
BCF	STATUS, RPO	;Select Bank 0
BSF	INTCON, PEIE	;Enable peripheral interrupts
BSF	INTCON, GIE	;Global interrupt enable

7.2 Comparator Operation

A single comparator is shown in Figure 7-2 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 7-2 represent the uncertainty due to input offsets and response time.

7.3 Comparator Reference

An external or internal reference signal may be used depending on the comparator Operating mode. The analog signal that is present at VIN- is compared to the signal at VIN+, and the digital output of the comparator is adjusted accordingly (Figure 7-2).





7.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSs and VDD, and can be applied to either pin of the comparator(s).

7.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 10, Instruction Sets, contains a detailed description of the Voltage Reference Module that provides this signal. The internal reference signal is used when the comparators are in mode CM<2:0>=010 (Figure 7-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

7.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise the maximum delay of the comparators should be used (Table 12-2).

7.5 Comparator Outputs

The comparator outputs are read through the CMCON register. These bits are read only. The comparator outputs may also be directly output to the RA3 and RA4 I/O pins. When the CM<2:0> = 110, multiplexors in the output path of the RA3 and RA4 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 7-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/ disable for the RA3 and RA4 pins while in this mode.

- Note 1: When reading the PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
 - 2: Analog levels on any pin that is defined as a digital input may cause the input buffer to consume more current than is specified.

FIGURE 7-3: COMPARATOR OUTPUT BLOCK DIAGRAM



9.0 SPECIAL FEATURES OF THE CPU

Special circuits to deal with the needs of real-time applications are what sets a microcontroller apart from other processors. The PIC16C62X family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection.

These are:

- 1. OSC selection
- 2. RESET Power-on Reset (POR) Power-up Timer (PWRT) Oscillator Start-up Timer (OST) Brown-out Reset (BOR)
- 3. Interrupts
- 4. Watchdog Timer (WDT)
- 5. SLEEP
- 6. Code protection
- 7. ID Locations
- 8. In-Circuit Serial Programming™

The PIC16C62X devices have a Watchdog Timer which is controlled by configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. There is also circuitry to RESET the device if a brown-out occurs, which provides at least a 72 ms RESET. With these three functions on-chip, most applications need no external RESET circuitry.

The SLEEP mode is designed to offer a very low current Power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options.

9.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh), which can be accessed only during programming.

REGISTER 9-1: CONFIGURATION WORD (ADDRESS 2007h)

CP1	CP0 (2)	CP1	CP0 (2)	CP1	CP0 (2)		BODEN	CP1	CP0 ⁽²⁾	PWRTE	WDTE	F0SC1	F0SC0
bit 13							Į		ļ		<u> </u>	ļ	bit 0
bit 13-8 5-4:	 13-8, CP<1:0>: Code protection bit pairs ⁽²⁾ 4: Code protection for 2K program memory 11 = Program memory code protection off 10 = 0400h-07FFh code protected 01 = 0200h-07FFh code protected 00 = 0000h-07FFh code protected Code protection for 1K program memory 11 = Program memory code protection off 10 = 0200h-03FFh code protected 00 = 0000h-03FFh code protected 												
	Code protection for 0.5K program memory 11 = Program memory code protection off 10 = Program memory code protection off 01 = Program memory code protection off 00 = 0000h-01FFh code protected												
bit 7	Uniı	npleme	e nted : Re	ead as 'C)'								
bit 6	BOI	DEN: Br	own-out	Reset E	nable bit	(1)							
	1 = 0 =	BOR en BOR dis	abled sabled										
bit 3	PWI 1 = 0 =	RTE : Po PWRT c PWRT e	ower-up T disabled enabled	īmer En	able bit	(1, 3)							
bit 2	WD 1 = ' 0 = '	TE: Wat WDT en WDT dis	chdog Ti nabled sabled	mer Ena	ble bit								
bit 1-0	FOS	C1:FO	SCO: Oso	cillator S	election	bits							
	11 - 10 = 01 = 00 =	= HS osc = HS osc = XT osc = LP osc	cillator cillator cillator										
	 Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Detect Reset is enabled. 												
	 All of the CP< 1:02 pairs have to be given the same value to enable the code protection scheme listed. Unprogrammed parts default the Power-up Timer disabled. 												
Logond	1.												
R = Re	ı. adable b	it		W = 1	Writable	bit	U =	Unimple	emented	bit, read a	s '0'		

9.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used; one with series resonance or one with parallel resonance.

Figure 9-3 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180° phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometers bias the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 9-3: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT



Figure 9-4 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180° phase shift in a series resonant oscillator circuit. The 330 k Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 9-4: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



9.2.4 RC OSCILLATOR

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 9-5 shows how the R/C combination is connected to the PIC16C62X. For REXT values below 2.2 k Ω , the oscillator operation may become unstable or stop completely. For very high REXT values (e.g., 1 M Ω), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep REXT between 3 k Ω and 100 k Ω .

Although the oscillator will operate with no external capacitor (CEXT = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See Section 13.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See Section 13.0 for variation of oscillator frequency due to VDD for given REXT/CEXT values, as well as frequency variation due to operating temperature for given R, C and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (Figure 3-2 for waveform).

FIGURE 9-5: RC OSCILLATOR MODE



9.5 Interrupts

The PIC16C62X has 4 sources of interrupt:

- External interrupt RB0/INT
- TMR0 overflow interrupt
- PORTB change interrupts (pins RB<7:4>)
- · Comparator interrupt

The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register. GIE is cleared on RESET.

The "return from interrupt" instruction, RETFIE, exits interrupt routine, as well as sets the GIE bit, which reenable RB0/INT interrupts.

The INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flag is contained in the special register PIR1. The corresponding interrupt enable bit is contained in special registers PIE1.

When an interrupt is responded to, the GIE is cleared to disable any further interrupt, the return address is pushed into the stack and the PC is loaded with 0004h.

FIGURE 9-15: INTERRUPT LOGIC

Once in the interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid RB0/ INT recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 9-16). The latency is the same for one or two cycle instructions. Once in the interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

- Note 1: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.
 - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The CPU will execute a NOP in the cycle immediately following the instruction which clears the GIE bit. The interrupts which were ignored are still pending to be serviced when the GIE bit is set again.



BTFSS	Bit Test f, Skip if Set	CALL	Call Subroutine			
Syntax:	[<i>label</i>]BTFSS f,b	Syntax:	[<i>label</i>] CALL k			
Operands:	$0 \leq f \leq 127$	Operands:	$0 \leq k \leq 2047$			
Operation:	0 ≤ b < 7 skip if (f) = 1	Operation:	(PC)+ 1→ TOS, k → PC<10:0>, (PCLATH<4:3>) → PC<12:11>			
Encoding:		Status Affected:	None			
Encouring.	If hit 'h' in register 'f' is '1', then the	Encoding:	10 Okkk kkkk kkkk			
Description.	next instruction is skipped. If bit 'b' is '1', then the next instruc- tion fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a two-cycle instruction.	Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immedi- ate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is			
Words:	1		a two-cycle instruction.			
Cycles:	1(2)	vvords:	1			
Example	HERE BTFSS FLAG,1	Cycles:	2			
	TRUE • DE	Example	HERE CALL THER E			
	Before Instruction PC = address HERE After Instruction if FLAG<1> = 0, PC = address FALSE if FLAG<1> = 1, PC = address TRUE		PC = Address HERE After Instruction PC = Address THERE TOS = Address HERE+1			
		CLRF	Clear f			
		Syntax:	[<i>label</i>] CLRF f			
		Operands:	$0 \le f \le 127$			
		Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$			
		Status Affected:	Z			
		Encoding:	00 0001 1fff ffff			
		Description:	The contents of register 'f' are cleared and the Z bit is set.			
		Words:	1			
		Cycles:	1			
		Example	CLRF FLAG_REG			
			Before Instruction FLAG_REG = 0x5A After Instruction FLAG_REG = 0x00 Z = 1			

PIC16C62X

INCFSZ	Increment f, Skip if 0	IORWF	Inclusive OR W with f
Syntax:	[label] INCFSZ f,d	Syntax:	[<i>label</i>] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 \rightarrow (dest), skip if result = 0	Operation:	(W) .OR. (f) \rightarrow (dest)
Status Affected:	None	Status Affected:	Z
Encoding:	00 1111 dfff ffff	Encoding:	00 0100 dfff ffff
Description:	The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.	Description:	Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
	If the result is 0, the next instruc- tion which is already fetched is	Words:	1
	discarded. A NOP is executed	Cycles:	1
	instead making it a two-cycle	Example	IORWF RESULT, 0
	instruction.		Before Instruction
vvords:	1		$\begin{array}{rcl} RESULI &= & 0x13 \\ W &= & 0x91 \end{array}$
Cycles: Example	1(2) HERE INCFSZ CNT, 1 GOTO LOOP CONTINUE • •		After Instruction $\begin{array}{rcl} RESULT &= & 0x13 \\ W & = & 0x93 \\ Z & = & 1 \end{array}$
	Before Instruction	MOVLW	Move Literal to W
	PC = address HERE	Syntax:	[<i>label</i>] MOVLW k
	CNT = CNT + 1	Operands:	$0 \le k \le 255$
	if CNT= 0,	Operation:	$k \rightarrow (W)$
	if $CNT \neq 0$,	Status Affected:	None
	PC = address HERE +1	Encoding:	11 00xx kkkk kkkk
IORLW	Inclusive OR Literal with W	Description:	The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's
Syntax:	[<i>label</i>] IORLW k	Words:	1
Operands:	$0 \le k \le 255$	Cycles:	1
Operation:	(W) .OR. $k \rightarrow$ (W)	Example	MOVLW 0x5A
Status Affected:	Z	_//om/pro	After Instruction
Encoding:	11 1000 kkkk kkkk		W = 0x5A
Description:	The contents of the W register is OR'ed with the eight bit literal 'k'. The result is placed in the W register.		
Words:	1		
Cycles:	1		
Example	IORLW 0x35		
	Before Instruction W = 0x9A After Instruction		

W = Z =

0xBF 1

11.20 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/De-multiplexed and 16-bit Memory modes. The board includes 2 Mb external FLASH memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

11.21 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 FLASH microcontroller serves as the master. All three micro-controllers are programmed with firmware to provide LIN bus communication.

11.22 PICkit[™] 1 FLASH Starter Kit

A complete "development system in a box", the PICkit FLASH Starter Kit includes a convenient multi-section board for programming, evaluation, and development of 8/14-pin FLASH PIC[®] microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the user's guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB[®] IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin FLASH PIC[®] Microcontrollers" Handbook and a USB Interface Cable. Supports all current 8/14-pin FLASH PIC microcontrollers, as well as many future planned devices.

11.23 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

11.24 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA[®] development kit
- microID development and rfLab[™] development software
- SEEVAL[®] designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high power IR driver, delta sigma ADC, and flow rate sensor

Check the Microchip web page and the latest Product Line Card for the complete list of demonstration and evaluation kits.

12.2 DC Characteristics: PIC16C62XA-04 (Commercial, Industrial, Extended) PIC16C62XA-20 (Commercial, Industrial, Extended) PIC16LC62XA-04 (Commercial, Industrial, Extended)

PIC16C	62XA		Stan Oper	dard O ating te	perati empera	ng Con ature -4 -4	ditions (unless otherwise stated) $40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial and $40^{\circ}C \leq TA \leq +125^{\circ}C$ for extended				
PIC16L	C62XA		Stan Oper	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param. No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions				
D001	Vdd	Supply Voltage	3.0	-	5.5	V	See Figures 12-1, 12-2, 12-3, 12-4, and 12-5				
D001	Vdd	Supply Voltage	2.5	_	5.5	V	See Figures 12-1, 12-2, 12-3, 12-4, and 12-5				
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	-	1.5*	_	V	Device in SLEEP mode				
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	—	1.5*	—	V	Device in SLEEP mode				
D003	VPOR	VDD start voltage to ensure Power-on Reset	-	Vss	_	V	See section on Power-on Reset for details				
D003	VPOR	VDD start voltage to ensure Power-on Reset	-	Vss	_	V	See section on Power-on Reset for details				
D004	SVDD	VDD rise rate to ensure Power-on Reset	0.05*	_	-	V/ms	See section on Power-on Reset for details				
D004	SVDD	VDD rise rate to ensure Power-on Reset	0.05*	—	_	V/ms	See section on Power-on Reset for details				
D005	VBOR	Brown-out Detect Voltage	3.7	4.0	4.35	V	BOREN configuration bit is cleared				
D005	VBOR	Brown-out Detect Voltage	3.7	4.0	4.35	V	BOREN configuration bit is cleared				

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD, MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

PIC16C62X

12.2 DC Characteristics: PIC16C62XA-04 (Commercial, Industrial, Extended) PIC16C62XA-20 (Commercial, Industrial, Extended) PIC16LC62XA-04 (Commercial, Industrial, Extended (CONT.)

PIC16C62XA			Stand Opera	dard O ating te	perati empera	n g Con iture -4 -4	ditions (unless otherwise stated) $10^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial and $10^{\circ}C \leq TA \leq +125^{\circ}C$ for extended
PIC16LC62XA				dard O ating te	perati empera	ng Con ature -4 -4	$\begin{array}{llllllllllllllllllllllllllllllllllll$
Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D022	ΔİWDT	WDT Current ⁽⁵⁾	—	6.0	10 12	μA μA	VDD = 4.0V (125°C)
D022A	Δ IBOR	Brown-out Reset Current ⁽⁵⁾	—	75	125	μA	BOD enabled, VDD = 5.0V
D023		Comparator Current for each Comparator ⁽⁵⁾	_	30	60	μA	VDD = 4.0V
D023A	ΔIVREF	VREF Current ⁽³⁾	_	80	135	μA	VDD = 4.0V
D022	ΔI WDT	WDT Current ⁽⁵⁾	—	6.0	10	μΑ	VDD=4.0V
DOODA	41	Descent Descet Operation (5)		75	12	μA	$\frac{(125^{\circ}C)}{200} = 5.017$
D022A		Brown-out Reset Current ^(e)		75	125	μΑ	BOD enabled, $VDD = 5.0V$
D023	AICOMP	Comparator Current for each		30	60	μΑ	VDD - 4.0V
D023A	Δ IVREF	VREF Current ⁽⁵⁾	_	80	135	μA	VDD = 4.0V
1A	Fosc	LP Oscillator Operating Frequency	0	—	200	kHz	All temperatures
		RC Oscillator Operating Frequency	0	—	4	MHz	All temperatures
		XT Oscillator Operating Frequency	0		4	MHz	All temperatures
		HS Oscillator Operating Frequency	0	—	20	MHZ	All temperatures
1A	Fosc	LP Oscillator Operating Frequency	0	—	200	kHz	All temperatures
		RC Oscillator Operating Frequency	0	—	4	MHz	All temperatures
		HS Oscillator Operating Frequency	0	_	4 20	MHZ MHZ	All temperatures All temperatures

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

 $\overline{\text{MCLR}}$ = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

12.3 DC CHARACTERISTICS: PIC16CR62XA-04 (Commercial, Industrial, Extended) PIC16CR62XA-20 (Commercial, Industrial, Extended) PIC16LCR62XA-04 (Commercial, Industrial, Extended) (CONT.)

				Standard Operating Conditions (unless otherwise stated)						
PIC16C	R62XA-(04	Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and							
PIC16C	R62XA-2	20		•			$0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial and			
						-4	$0^{\circ}C \leq TA \leq +125^{\circ}C$ for extended			
			Standard Operating Conditions (unless otherwise stated)							
			Opera	ting ten	nerat	ure -4	0° C < TA < +85°C for industrial and			
PIC16LCR62XA-04			opora	ling ton	porat		0° C < TA < +70°C for commercial and			
						-40	1° C < TA < +125°C for extended			
Dorom	Sum	Characteristic	Min	Tunt	Mox	Unito				
No	Sym	Characteristic	IVIIII	турт	wax	Units	conditions			
NU.	1	(2)			050					
D020	IPD	Power-down Current ⁽³⁾		200	950	nA	VDD = 3.0V			
				0.400	1.0	μΑ				
				0.600	2.2	μΑ	VDD - 5.5V			
Daga	1	- (0)	_	5.0	9.0	μΑ	VDD – 5.5V Extended Temp.			
D020	IPD	Power-down Current ⁽³⁾	_	200	850	nA	VDD = 2.5V			
				200	950	nA A	$VDD = 3.0V^{*}$			
			_	0.600	2.2	μΑ	VDD = 5.5V			
D aga		(5)		5.0	9.0	μΑ				
D022	Δ IWDT	WD1 Current ⁽³⁾		6.0	10	μA	VDD=4.0V			
D0004	415.05	Decours out Decot Quere at(5)		75	12	μΑ	$\frac{(125^{\circ}C)}{C}$			
DUZZA		Brown-out Reset Current(*)		75	125	μΑ	BOD enabled, $VDD = 5.0V$			
D023		Comparator Current for each		30	60	μA	VDD = 4.0V			
00234		Vere Current ⁽⁵⁾		80	125					
DOZJA		WDT Current ⁽⁵⁾		00	100	μΑ	VDD = 4.0V			
D022		wDT Current(**		6.0	10	μΑ	VDD-4.0V (125°C)			
00224		Brown out Posot Current ⁽⁵⁾		75	12	μΑ	$\frac{(125)}{125}$ C)			
D022A		Comparator Current for each		30	60	μΑ	$V_{DD} = 4.0V$			
0025		Comparator ⁽⁵⁾		50	00	μΛ	VDD - 4.0V			
D023A	Δ IVREF	VREF Current ⁽⁵⁾		80	135	μA	VDD = 4.0V			
1A	Fosc	LP Oscillator Operating Frequency	0	_	200	kHz	All temperatures			
		RC Oscillator Operating Frequency	0		4	MHz	All temperatures			
		XT Oscillator Operating Frequency	0		4	MHz	All temperatures			
		HS Oscillator Operating Frequency	0		20	MHz	All temperatures			
1A	Fosc	LP Oscillator Operating Frequency	0		200	kHz	All temperatures			
		RC Oscillator Operating Frequency	0		4	MHz	All temperatures			
		XT Oscillator Operating Frequency	0	—	4	MHz	All temperatures			
		HS Oscillator Operating Frequency	0	—	20	MHz	All temperatures			

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

12.4 DC Characteristics: PIC16C62X/C62XA/CR62XA (Commercial, Industrial, Extended) PIC16LC62X/LC62XA/LCR62XA (Commercial, Industrial, Extended) (CONT.)

PIC16C	PIC16C62X/C62XA/CR62XA				$\begin{array}{llllllllllllllllllllllllllllllllllll$							
PIC16L0	Standard Operating Conditions (unless otherwise stated)Operating temperature -40° C $\leq TA \leq +85^{\circ}$ C for industrial and 0° C $\leq TA \leq +70^{\circ}$ C for commercial and -40° C $\leq TA \leq +125^{\circ}$ C for extended											
Param. No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions					
D040	Vih	Input High Voltage I/O ports with TTL buffer	2.0V	_	1/22	V	VDD = 4.5V to 5.5V					
D041		with Schmitt Trigger input	0.25 VDD + 0.8V		VDD VDD		otherwise					
D041			0.8 VDD	_	VDD	v						
D043 D043A		OSC1 (XT, HS and LP) OSC1 (in RC mode)	0.7 Vdd 0.9 Vdd	—	VDD	V	(Note 1)					
D070	IPURB	PORTB weak pull-up current	50	200	400	μA	VDD = 5.0V, VPIN = VSS					
D070	IPURB	PORTB weak pull-up current	50	200	400	μA	VDD = 5.0V, VPIN = VSS					
	lı∟	Input Leakage Current ^(2, 3) I/O ports (Except PORTA)			±1.0	μA	Vss \leq VPIN \leq VDD, pin at hi-impedance					
D060		PORTA	_	_	±0.5	μA	Vss \leq VPIN \leq VDD, pin at hi-impedance					
D061		RA4/T0CKI	_	_	±1.0	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$					
D063		OSC1, MCLR			±5.0	μΑ	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration					
	lı∟	Input Leakage Current ^(2, 3)										
					±1.0	μΑ	$Vss \leq V PIN \leq V DD, \ pin \ at \ hi\text{-impedance}$					
D060		PORTA	—	—	±0.5	μA	$Vss \le VPIN \le VDD$, pin at hi-impedance					
D061		RA4/T0CKI	—	—	±1.0	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$					
D063		OSC1, MCLR	-		±5.0	μA	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration					
	Vol	Output Low Voltage										
D080		I/O ports	—	—	0.6	V	$IOL = 8.5 \text{ mA}, \text{ VDD} = 4.5 \text{V}, -40^{\circ} \text{ to } +85^{\circ}\text{C}$					
			—	—	0.6	V	IOL = 7.0 mA, VDD = 4.5V, +125°C					
D083		OSC2/CLKOUT (RC only)	—	—	0.6	V	$IOL = 1.6 \text{ mA}, \text{ VDD} = 4.5 \text{V}, -40^{\circ} \text{ to } +85^{\circ}\text{C}$					
			_	—	0.6	V	Iol = 1.2 mA, VDD = 4.5V, +125°C					

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16C62X(A) be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

12.4 DC Characteristics: PIC16C62X/C62XA/CR62XA (Commercial, Industrial, Extended) PIC16LC62X/LC62XA/LCR62XA (Commercial, Industrial, Extended) (CONT.)

PIC16C	PIC16C62X/C62XA/CR62XA				$\begin{array}{l lllllllllllllllllllllllllllllllllll$						
PIC16L	Standa Operat	$\begin{array}{llllllllllllllllllllllllllllllllllll$									
Param. No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions				
	Vol	Output Low Voltage									
D080		I/O ports	_	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40° to +85°C				
			_	_	0.6	V	IOL = 7.0 mA, VDD = 4.5V, +125°C				
D083		OSC2/CLKOUT (RC only)	_	_	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40° to +85°C				
			_	_	0.6	V	IoL = 1.2 mA, VDD = 4.5V, +125°C				
	Vон	Output High Voltage ⁽³⁾									
D090		I/O ports (Except RA4)	VDD-0.7		_	v	ІОН = -3.0 mA, VDD = 4.5V, -40° to +85°С				
			VDD-0.7		_	V	Іон = -2.5 mA, Vdd = 4.5V, +125°C				
D092		OSC2/CLKOUT (RC only)	VDD-0.7	_	_	V	ІОН = -1.3 mA, VDD = 4.5V, -40° to +85°С				
			VDD-0.7	_	—	V	Іон = -1.0 mA, Vdd = 4.5V, +125°С				
	Vон	Output High Voltage ⁽³⁾									
D090		I/O ports (Except RA4)	VDD-0.7	_	—	V	ІОН = -3.0 mA, VDD = 4.5V, -40° to +85°C				
			VDD-0.7	_	_	V	ІОН = -2.5 mA, VDD = 4.5V, +125°C				
D092		OSC2/CLKOUT (RC only)	VDD-0.7	—	—	V	IOH = -1.3 mA, VDD = 4.5V, -40° to +85°С				
			VDD-0.7		—	V	IOH = -1.0 mA, VDD = 4.5V, +125°С				
D150	Vod	Open-Drain High Voltage			10 8.5*	V	RA4 pin PIC16C62X, PIC16LC62X RA4 pin PIC16C62XA, PIC16LC62XA, PIC16CR62XA, PIC16LCR62XA				
D150	Vod	Open-Drain High Voltage			10 8.5*	V	RA4 pin PIC16C62X, PIC16LC62X RA4 pin PIC16C62XA, PIC16LC62XA, PIC16CR62XA, PIC16LCR62XA				
		Capacitive Loading Specs on Output Pins									
D100	COSC 2	OSC2 pin			15	pF	In XT, HS and LP modes when external clock used to drive OSC1.				
D101	Сю	All I/O pins/OSC2 (in RC mode)			50	pF					
		Capacitive Loading Specs on Output Pins									
D100	COSC 2	OSC2 pin			15	pF	In XT, HS and LP modes when external clock used to drive OSC1.				
D101	Сю	All I/O pins/OSC2 (in RC mode)			50	pF					

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16C62X(A) be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

*

12.6 DC Characteristics:

PIC16C620A/C621A/C622A-40⁽³⁾ (Commercial) PIC16CR620A-40⁽³⁾ (Commercial)

DC CHARACTERISTICS Power Supply Pins		Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial					
Characteristic	Sym	Min	Тур ⁽¹⁾	Max	Units	Conditions	
Supply Voltage	Vdd	4.5	_	5.5	V	HS Option from 20 - 40 MHz	
Supply Current ⁽²⁾	IDD	_	5.5 7.7	11.5 16	mA mA	Fosc = 40 MHz, VDD = 4.5V, HS mode Fosc = 40 MHz, VDD = 5.5V, HS mode	
HS Oscillator Operating Frequency	Fosc	20	_	40	MHz	OSC1 pin is externally driven, OSC2 pin not connected	
Input Low Voltage OSC1	Vi∟	Vss	_	0.2VDD	V	HS mode, OSC1 externally driven	
Input High Voltage OSC1	Vih	0.8Vdd	_	Vdd	V	HS mode, OSC1 externally driven	

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss,

T0CKI = VDD, MCLR = VDD; WDT disabled, HS mode with OSC2 not connected.

3: For device operation between DC and 20 MHz. See Table 12-1 and Table 12-2.

12.7 AC Characteristics: PIC16C620A/C621A/C622A-40⁽²⁾ (Commercial) PIC16CR620A-40⁽²⁾ (Commercial)

AC CHARACTERISTICS All Pins Except Power Supply Pir		Standard Operating Conditions (unless otherwise stated)Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial				
Characteristic	Sym	Min	Typ ⁽¹⁾	Max	Units	Conditions
External CLKIN Frequency	Fosc	20	_	40	MHz	HS mode, OSC1 externally driven
External CLKIN Period	Tosc	25		50	ns	HS mode (40), OSC1 externally driven
Clock in (OSC1) Low or High Time	TosL, TosH	6			ns	HS mode, OSC1 externally driven
Clock in (OSC1) Rise or Fall Time	TosR, TosF	_	—	6.5	ns	HS mode, OSC1 externally driven
OSC1↑ (Q1 cycle) to Port out valid	TosH2IoV	_		100	ns	—
OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time)	TosH2iol	50	_	—	ns	

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: For device operation between DC and 20 MHz. See Table 12-1 and Table 12-2.

18-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC)







	Units	INCHES*			MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		18			18	
Pitch	р		.050			1.27	
Overall Height	А	.093	.099	.104	2.36	2.50	2.64
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30
Overall Width	E	.394	.407	.420	10.01	10.34	10.67
Molded Package Width	E1	.291	.295	.299	7.39	7.49	7.59
Overall Length	D	.446	.454	.462	11.33	11.53	11.73
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle	ф	0	4	8	0	4	8
Lead Thickness	С	.009	.011	.012	0.23	0.27	0.30
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-013

Drawing No. C04-051

INDEX

Α	
ADDLW Instruction	63
ADDWF Instruction	63
ANDLW Instruction	63
ANDWF Instruction	63
Architectural Overview	9
Assembler	
MPASM Assembler	75
В	

8	
BCF Instruction	64
Block Diagram	
TIMER0	
TMR0/WDT PRESCALER	34
Brown-Out Detect (BOD)	50
BSF Instruction	64
BTFSC Instruction	64
BTFSS Instruction	65
С	
C Compilers	
MPLAB C17	76
MPLAB C18	76
MPLAB C30	76
CALL Instruction	65
Clocking Scheme/Instruction Cycle	12
CLRF Instruction	65
CLRW Instruction	66
CLRWDT Instruction	
Code Brotestian	60

C Compilers	
MPLAB C17	76
MPLAB C18	76
MPLAB C30	76
CALL Instruction	65
Clocking Scheme/Instruction Cycle	12
CLRF Instruction	65
CLRW Instruction	
CLRWDT Instruction	66
Code Protection	60
COMF Instruction	
Comparator Configuration	
Comparator Interrupts	41
Comparator Module	
Comparator Operation	
Comparator Reference	
Configuration Bits	
Configuring the Voltage Reference	
Crystal Operation	

D

Data Memory Organization
DC Characteristics
PIC16C717/770/771
DECF Instruction
DECFSZ Instruction
Demonstration Boards
PICDEM 1
PICDEM 17
PICDEM 18R PIC18C601/80179
PICDEM 2 Plus78
PICDEM 3 PIC16C92X
PICDEM 4
PICDEM LIN PIC16C43X79
PICDEM USB PIC16C7X579
PICDEM.net Internet/Ethernet
Development Support75
E
Errata3
Evaluation and Programming Tools
External Crystal Oscillator Circuit
G
General purpose Register File
GOTO Instruction

I

I/O Ports	25
I/O Programming Considerations	30
ID Locations	60
INCEST Instruction	67 60
In-Circuit Serial Programming	60 60
Indirect Addressing, INDF and FSR Registers	24
Instruction Flow/Pipelining	12
Instruction Set	
ADDLW	63
	63
	63 63
BCF	64
BSF	64
BTFSC	64
BTFSS	65
CALL	65
CLRF	65
	00 66
COME	66 66
DECF	66
DECFSZ	67
GOTO	67
INCF	67
INCFSZ	68
IORLW	68
	68
	69 69
	00 60
NOP	69 69
OPTION	69
RETFIE	70
RETLW	70
RETURN	70
RLF	71
RRF	71
SLEEP	71
SUBWE	1 Z 72
SWAPF	73
TRIS	73
XORLW	73
XORWF	73
Instruction Set Summary	61
INT Interrupt	56
INICON Register	20
Interrupts	55 68
IORWE Instruction	68
M	00
IVI	~~
MOVE Instruction	69 60
MOV/WE Instruction	00 69
MPLAB ASM30 Assembler, Linker, Librarian	76
MPLAB ICD 2 In-Circuit Debugger	77
MPLAB ICE 2000 High Performance Universal	
In-Circuit Emulator	77
MPLAB ICE 4000 High Performance Universal	
In-Circuit Emulator	77
MPLAB Integrated Development Environment Software	75 76
INIPLINK ODJECT LINKER/INIPLIB ODJECT LIDRARIAN	10