

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XF

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | PIC   |
| Core Size                  | 8-Bit   |
| Speed                      | 4MHz  |
| Connectivity               | -   |
| Peripherals                | Brown-out Detect/Reset, POR, WDT  |
| Number of I/O              | 13  |
| Program Memory Size        | 1.75KB (1K x 14)  |
| Program Memory Type        | ОТР   |
| EEPROM Size                | -   |
| RAM Size                   | 96 x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V   |
| Data Converters            | -   |
| Oscillator Type            | External  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 18-SOIC (0.295", 7.50mm Width)  |
| Supplier Device Package    | 18-SOIC   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic16lc621at-04i-so |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## **EPROM-Based 8-Bit CMOS Microcontrollers**

#### Devices included in this data sheet:

Referred to collectively as PIC16C62X.

- PIC16C620 PIC16C620A
- PIC16C621 PIC16C621A
- PIC16C622 PIC16C622A
- PIC16CR620A

#### **High Performance RISC CPU:**

- Only 35 instructions to learn
- All single cycle instructions (200 ns), except for program branches which are two-cycle
- Operating speed:
  - DC 40 MHz clock input
  - DC 100 ns instruction cycle

| Device      | Program<br>Memory | Data<br>Memory |
|-------------|-------------------|----------------|
| PIC16C620   | 512               | 80             |
| PIC16C620A  | 512               | 96             |
| PIC16CR620A | 512               | 96             |
| PIC16C621   | 1K                | 80             |
| PIC16C621A  | 1K                | 96             |
| PIC16C622   | 2K                | 128            |
| PIC16C622A  | 2K                | 128            |

· Interrupt capability

- 16 special function hardware registers
- 8-level deep hardware stack
- Direct, Indirect and Relative addressing modes

#### **Peripheral Features:**

- 13 I/O pins with individual direction control
- High current sink/source for direct LED drive
- Analog comparator module with:
- Two analog comparators
- Programmable on-chip voltage reference (VREF) module
- Programmable input multiplexing from device inputs and internal voltage reference
- Comparator outputs can be output signals
- Timer0: 8-bit timer/counter with 8-bit programmable prescaler

#### Pin Diagrams

#### PDIP, SOIC, Windowed CERDIP



#### **Special Microcontroller Features:**

- · Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Reset
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- · Programmable code protection
- · Power saving SLEEP mode
- Selectable oscillator options
- Serial in-circuit programming (via two pins)
- Four user programmable ID locations

#### **CMOS Technology:**

- Low power, high speed CMOS EPROM technology
- Fully static design
- · Wide operating range
  - 2.5V to 5.5V
- Commercial, industrial and extended temperature range
- Low power consumption
  - < 2.0 mA @ 5.0V, 4.0 MHz
  - 15 μA typical @ 3.0V, 32 kHz
  - < 1.0 μA typical standby current @ 3.0V

#### **Table of Contents**

| 1.0     | General Description                 | . 5 |
|---------|-------------------------------------|-----|
| 2.0     | PIC16C62X Device Varieties          | . 7 |
| 3.0     | Architectural Overview              | . 9 |
| 4.0     | Memory Organization                 | 13  |
| 5.0     | I/O Ports                           | 25  |
| 6.0     | Timer0 Module                       | 31  |
| 7.0     | Comparator Module                   | 37  |
| 8.0     | Voltage Reference Module            | 43  |
| 9.0     | Special Features of the CPU         | 45  |
| 10.0    | Instruction Set Summary             | 61  |
| 11.0    | Development Support                 | 75  |
| 12.0    | Electrical Specifications           | 81  |
| 13.0    | Device Characterization Information | 09  |
| 14.0    | Packaging Information 1             | 13  |
| Append  | Jix A: Enhancements 1               | 19  |
| Append  | dix B: Compatibility 1              | 19  |
| Index   |                                     | 21  |
| On-Line | e Support 1                         | 23  |
| System  | Information and Upgrade Hot Line    | 23  |
| Reader  | r Response 1                        | 24  |
| Produc  | t Identification System 1           | 25  |

#### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

#### FIGURE 3-1: BLOCK DIAGRAM



| Name         | DIP/SOIC<br>Pin # | SSOP<br>Pin # | I/O/P Type | Buffer<br>Type        | Description   |
|--------------|-------------------|---------------|------------|-----------------------|---|
| OSC1/CLKIN   | 16                | 18            | I          | ST/CMOS               | Oscillator crystal input/external clock source input.   |
| OSC2/CLKOUT  | 15                | 17            | 0          | _                     | Oscillator crystal output. Connects to crystal or resonator<br>in Crystal Oscillator mode. In RC mode, OSC2 pin out-<br>puts CLKOUT, which has 1/4 the frequency of OSC1<br>and denotes the instruction cycle rate. |
| MCLR/Vpp     | 4                 | 4             | I/P        | ST                    | Master Clear (Reset) input/programming voltage input.<br>This pin is an Active Low Reset to the device.   |
|              |                   |               |            |                       | PORTA is a bi-directional I/O port.   |
| RA0/AN0      | 17                | 19            | I/O        | ST                    | Analog comparator input   |
| RA1/AN1      | 18                | 20            | I/O        | ST                    | Analog comparator input   |
| RA2/AN2/VREF | 1                 | 1             | I/O        | ST                    | Analog comparator input or VREF output  |
| RA3/AN3      | 2                 | 2             | I/O        | ST                    | Analog comparator input /output   |
| RA4/T0CKI    | 3                 | 3             | I/O        | ST                    | Can be selected to be the clock input to the Timer0<br>timer/counter or a comparator output. Output is<br>open drain type.  |
|              |                   |               |            |                       | PORTB is a bi-directional I/O port. PORTB can be<br>software programmed for internal weak pull-up on all<br>inputs.   |
| RB0/INT      | 6                 | 7             | I/O        | TTL/ST <sup>(1)</sup> | RB0/INT can also be selected as an external interrupt pin.  |
| RB1          | 7                 | 8             | I/O        | TTL                   |   |
| RB2          | 8                 | 9             | I/O        | TTL                   |   |
| RB3          | 9                 | 10            | I/O        | TTL                   |   |
| RB4          | 10                | 11            | I/O        | TTL                   | Interrupt-on-change pin.  |
| RB5          | 11                | 12            | I/O        | TTL                   | Interrupt-on-change pin.  |
| RB6          | 12                | 13            | I/O        | TTL/ST <sup>(2)</sup> | Interrupt-on-change pin. Serial programming clock.  |
| RB7          | 13                | 14            | I/O        | TTL/ST <sup>(2)</sup> | Interrupt-on-change pin. Serial programming data.   |
| Vss          | 5                 | 5,6           | Р          | _                     | Ground reference for logic and I/O pins.  |
| VDD          | 14                | 15,16         | Р          | _                     | Positive supply for logic and I/O pins.   |
| Legend:      | O = out<br>— = No | put<br>t used | I/O = inp  | ut/output             | P = power<br>ST = Schmitt Trigger input   |

| TABLE 3-1: | PIC16C62X PINOUT DESCRIPTIC | )N |
|------------|-----------------------------|----|
|            |                             |    |

TTL = TTL input

**Note** 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

#### FIGURE 4-4: DATA MEMORY MAP FOR THE PIC16C620/621

| File<br>Address | 3                   |                     | File<br>Address |
|-----------------|---------------------|---------------------|-----------------|
| 00h             | INDF <sup>(1)</sup> | INDF <sup>(1)</sup> | 80h             |
| 01h             | TMR0                | OPTION              | 81h             |
| 02h             | PCL                 | PCL                 | 82h             |
| 03h             | STATUS              | STATUS              | 83h             |
| 04h             | FSR                 | FSR                 | 84h             |
| 05h             | PORTA               | TRISA               | 85h             |
| 06h             | PORTB               | TRISB               | 86h             |
| 07h             |                     |                     | 87h             |
| 08h             |                     |                     | 88h             |
| 09h             |                     |                     | 89h             |
| 0Ah             | PCLATH              | PCLATH              | 8Ah             |
| 0Bh             | INTCON              | INTCON              | 8Bh             |
| 0Ch             | PIR1                | PIE1                | 8Ch             |
| 0Dh             |                     |                     | 8Dh             |
| 0Eh             |                     | PCON                | 8Eh             |
| 0Fh             |                     |                     | 8Fh             |
| 10h             |                     |                     | 90h             |
| 11h             |                     |                     | 91h             |
| 12h             |                     |                     | 92h             |
| 13h             |                     |                     | 93h             |
| 14h             |                     |                     | 94h             |
| 15h             |                     |                     | 95h             |
| 16h             |                     |                     | 96h             |
| 17h             |                     |                     | 97h             |
| 18h             |                     |                     | 98h             |
| 19h             |                     |                     | 99h             |
| 1Ah             |                     |                     | 9Ah             |
| 1Bh             |                     |                     | 9Bh             |
| 1Ch             |                     |                     | 9Ch             |
| 1Dh             |                     |                     | 9Dh             |
| 1Eh             |                     |                     | 9Eh             |
| 1Fh             | CMCON               | VRCON               | 9Fh             |
| 20h             | Osmanal             |                     | A0h             |
|                 | Purpose             |                     |                 |
| 6Eb             | Register            |                     |                 |
|                 |                     |                     |                 |
| 70n             |                     |                     |                 |
| Į               |                     |                     | _               |
|                 |                     |                     |                 |
|                 |                     |                     |                 |
| 7Fh             | Donk 0              | Dorld 1             | FFh             |
|                 | Dank U              | Bank T              |                 |
| Unimp           | plemented data me   | mory locations, r   | ead as '0'.     |
| Note 1:         | Not a physical re   | egister.            |                 |
|                 |                     |                     |                 |

#### FIGURE 4-5:

#### DATA MEMORY MAP FOR THE PIC16C622

| File<br>Address | 3                   |                     | File<br>Address |
|-----------------|---------------------|---------------------|-----------------|
| 00h             | INDF <sup>(1)</sup> | INDF <sup>(1)</sup> | 80h             |
| 01h             | TMR0                | OPTION              | 81h             |
| 02h             | PCL                 | PCL                 | 82h             |
| 03h             | STATUS              | STATUS              | 83h             |
| 04h             | FSR                 | FSR                 | 84h             |
| 05h             | PORTA               | TRISA               | 85h             |
| 06h             | PORTB               | TRISB               | 86h             |
| 07h             |                     |                     | 87h             |
| 08h             |                     |                     | 88h             |
| 09h             |                     |                     | 89h             |
| 0Ah             | PCLATH              | PCLATH              | 8Ah             |
| 0Bh             | INTCON              | INTCON              | 8Bh             |
| 0Ch             | PIR1                | PIE1                | 8Ch             |
| 0Dh             |                     |                     | 8Dh             |
| 0Eh             |                     | PCON                | 8Eh             |
| 0Fh             |                     |                     | 8Fh             |
| 10h             |                     |                     | 90h             |
| 11h             |                     |                     | 91h             |
| 12h             |                     |                     | 92h             |
| 13h             |                     |                     | 93h             |
| 14h             |                     |                     | 94h             |
| 15h             |                     |                     | 95h             |
| 16h             |                     |                     | 96h             |
| 17h             |                     |                     | 97h             |
| 18h             |                     |                     | 98h             |
| 19h             |                     |                     | 99h             |
| 1Ah             |                     |                     | 9Ah             |
| 1Bh             |                     |                     | 9Bh             |
| 1Ch             |                     |                     | 9Ch             |
| 1Dh             |                     |                     | 9Dh             |
| 1Eh             |                     |                     | 9Eh             |
| 1Fh             | CMCON               | VRCON               | 9Fh             |
| 20h             |                     |                     | A0h             |
|                 | General             | General             | 7.011           |
|                 | Purpose<br>Register | Purpose<br>Register |                 |
|                 | rtogiotor           | rtogiotor           | BFh             |
|                 |                     |                     | C0h             |
|                 |                     |                     |                 |
|                 |                     |                     |                 |
|                 |                     |                     |                 |
| 7Fh             |                     |                     | FFh             |
| ,,,,,           | Bank 0              | Bank 1              |                 |
|                 |                     |                     |                 |
| Unimp           | plemented data me   | mory locations, re  | ead as '0'.     |
| Note 1:         | Not a physical m    | aistor              |                 |
| NOLE T:         | not a physical re   | ะษารเษา.            |                 |

## FIGURE 4-6: DATA MEMORY MAP FOR THE PIC16C620A/CR620A/621A

| File<br>Address | 5                              |                     | File<br>Address |
|-----------------|--------------------------------|---------------------|-----------------|
| 00h             | INDF <sup>(1)</sup>            | INDF <sup>(1)</sup> | 80h             |
| 01h             | TMR0                           | OPTION              | 81h             |
| 02h             | PCL                            | PCL                 | 82h             |
| 03h             | STATUS                         | STATUS              | 83h             |
| 04h             | FSR                            | FSR                 | 84h             |
| 05h             | PORTA                          | TRISA               | 85h             |
| 06h             | PORTB                          | TRISB               | 86h             |
| 07h             |                                |                     | 87h             |
| 08h             |                                |                     | 88h             |
| 09h             |                                |                     | 89h             |
| 0Ah             | PCLATH                         | PCLATH              | 8Ah             |
| 0Bh             | INTCON                         | INTCON              | 8Bh             |
| 0Ch             | PIR1                           | PIE1                | 8Ch             |
| 0Dh             |                                |                     | 8Dh             |
| 0Eh             |                                | PCON                | 8Eh             |
| 0Fh             |                                |                     | 8Fh             |
| 10h             |                                |                     | 90h             |
| 11h             |                                |                     | 91h             |
| 12h             |                                |                     | 92h             |
| 13h             |                                |                     | 93h             |
| 14h             |                                |                     | 94h             |
| 15h             |                                |                     | 95h             |
| 16h             |                                |                     | 96h             |
| 17h             |                                |                     | 97h             |
| 18h             |                                |                     | 98h             |
| 19h             |                                |                     | 99h             |
| 1Ah             |                                |                     | 9Ah             |
| 1Bh             |                                |                     | 9Bh             |
| 1Ch             |                                |                     | 9Ch             |
| 1Dh             |                                |                     | 9Dh             |
| 1Eh             |                                |                     | 9Eh             |
| 1Fh             | CMCON                          | VRCON               | 9Fh             |
| 20h             | General<br>Purpose<br>Register |                     | A0h             |
| 6Fh             |                                |                     |                 |
| 70h             | General                        |                     | F0h             |
| 7011            | Purpose                        | Accesses            |                 |
| 7Fh             | Register                       | 1011-1711           | FFh             |
|                 | Bank 0                         | Bank 1              |                 |
| Unimp           | lemented data mer              | nory locations, re  | ad as '0'.      |
| Note 1:         | Not a physical re              | gister.             |                 |
|                 |                                |                     |                 |

#### FIGURE 4-7: DATA MEMORY MAP FOR THE PIC16C622A

| File<br>Address | ;                   |                     | File<br>Address |
|-----------------|---------------------|---------------------|-----------------|
| 00h             | INDF <sup>(1)</sup> | INDF <sup>(1)</sup> | 80h             |
| 01h             | TMR0                | OPTION              | 81h             |
| 02h             | PCL                 | PCL                 | 82h             |
| 03h             | STATUS              | STATUS              | 83h             |
| 04h             | FSR                 | FSR                 | 84h             |
| 05h             | PORTA               | TRISA               | 85h             |
| 06h             | PORTB               | TRISB               | 86h             |
| 07h             |                     |                     | 87h             |
| 08h             |                     |                     | 88h             |
| 09h             |                     |                     | 89h             |
| 0Ah             | PCLATH              | PCLATH              | 8Ah             |
| 0Bh             | INTCON              | INTCON              | 8Bh             |
| 0Ch             | PIR1                | PIE1                | 8Ch             |
| 0Dh             |                     |                     | 8Dh             |
| 0Eh             |                     | PCON                | 8Eh             |
| 0Fh             |                     |                     | 8Fh             |
| 10h             |                     |                     | 90h             |
| 11h             |                     |                     | 91h             |
| 12h             |                     |                     | 92h             |
| 13h             |                     |                     | 93h             |
| 14h             |                     |                     | 94h             |
| 15h             |                     |                     | 95h             |
| 16h             |                     |                     | 96h             |
| 17h             |                     |                     | 97h             |
| 18h             |                     |                     | 98h             |
| 19h             |                     |                     | 99h             |
| 1Ah             |                     |                     | 9Ah             |
| 1Bh             |                     |                     | 9Bh             |
| 1Ch             |                     |                     | 9Ch             |
| 1Dn             |                     |                     |                 |
| 1En             | 014001              |                     | 9En             |
| 1Fn             | CMCON               | VRCON               | 9Fn             |
| 20h             | General             | General             | A0h             |
|                 | Purpose             | Purpose             |                 |
|                 | Register            | Register            | BFh             |
|                 |                     |                     | C0h             |
|                 |                     |                     | 0011            |
| 6Fh             |                     |                     | – F0h           |
| 70h             | General             | Accesses            |                 |
|                 | Register            | 70h-7Fh             | EEh             |
| /Fhl            | Bank 0              | Bank 1              |                 |
|                 |                     |                     |                 |
| Unimp           | elemented data me   | mory locations, re  | ead as '0'.     |
| Note 1:         | Not a physical re   | egister.            |                 |

#### **OPTION Register** 4.2.2.2

The OPTION register is a readable and writable register, which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0 and the weak pull-ups on PORTB.

| Note: | To achieve a 1:1 prescaler assignment for |
|-------|---|
|       | TMR0, assign the prescaler to the WDT     |
|       | (PSA = 1).                                |

| REGISTER 4-2: | OPTION REGISTER (ADDRESS 81H) |
|---------------|-------------------------------|
|---------------|-------------------------------|

| RBPU       INTEDG       TOCS       TOSE         bit 7         bit 7         RBPU: PORTB Pull-up Enable bit         1 = PORTB pull-ups are disabled         0 = PORTB pull-ups are enabled by individual por         bit 6         INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         bit 5         TOCS: TMR0 Clock Source Select bit         1 = Transition on RA4/T0CKI pin         0 = Internal instruction cycle clock (CLKOUT)         bit 4         TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3       PSA: Prescaler Assignment bit | PSA<br>t latch va<br>DCKI pin<br>DCKI pin | PS2   | PS1 | PS0<br>bit 0 |
|--|---|-------|-----|--------------|
| bit 7         RBPU: PORTB Pull-up Enable bit         1 = PORTB pull-ups are disabled         0 = PORTB pull-ups are enabled by individual por         bit 6         INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         0 = Interrupt on RA4/T0CKI pin         0 = Internal instruction cycle clock (CLKOUT)         bit 4         TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3   | t latch va<br>DCKI pin<br>DCKI pin        | alues |     | bit 0        |
| bit 7       RBPU: PORTB Pull-up Enable bit         1 = PORTB pull-ups are disabled       0 = PORTB pull-ups are enabled by individual por         bit 6       INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin       0 = Interrupt on falling edge of RB0/INT pin         bit 5       TOCS: TMR0 Clock Source Select bit         1 = Transition on RA4/T0CKI pin       0 = Internal instruction cycle clock (CLKOUT)         bit 4       TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3       PSA: Prescaler Assignment bit  | t latch va<br>DCKI pin<br>DCKI pin        | alues |     |              |
| bit 7       RBPU: PORTB Pull-up Enable bit         1 = PORTB pull-ups are disabled       0 = PORTB pull-ups are enabled by individual por         bit 6       INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin       0 = Interrupt on falling edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin       0 = Interrupt on falling edge of RB0/INT pin         bit 5       T0CS: TMR0 Clock Source Select bit         1 = Transition on RA4/T0CKI pin       0 = Internal instruction cycle clock (CLKOUT)         bit 4       T0SE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0       0 = Increment on low-to-high transition on RA4/T0         bit 3       PSA: Prescaler Assignment bit                            | rt latch va<br>DCKI pin<br>DCKI pin       | alues |     |              |
| 1 = PORTB pull-ups are disabled         0 = PORTB pull-ups are enabled by individual por         bit 6       INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         bit 5       TOCS: TMR0 Clock Source Select bit         1 = Transition on RA4/T0CKI pin         0 = Internal instruction cycle clock (CLKOUT)         bit 4       TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3       PSA: Prescaler Assignment bit   | t latch va<br>DCKI pin<br>DCKI pin        | alues |     |              |
| <ul> <li>bit 6</li> <li>INTEDG: Interrupt Edge Select bit         <ol> <li>Interrupt on rising edge of RB0/INT pin</li> <li>Interrupt on falling edge of RB0/INT pin</li> <li>Interrupt on falling edge of RB0/INT pin</li> </ol> </li> <li>bit 5</li> <li>TOCS: TMR0 Clock Source Select bit         <ol> <li>Transition on RA4/T0CKI pin</li> <li>Internal instruction cycle clock (CLKOUT)</li> </ol> </li> <li>bit 4</li> <li>TOSE: TMR0 Source Edge Select bit         <ol> <li>Increment on high-to-low transition on RA4/T0</li> <li>Increment on low-to-high transition on RA4/T0</li> </ol> </li> <li>bit 3</li> </ul>  | )CKI pin<br>)CKI pin                      | alues |     |              |
| bit 6       INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         bit 5       TOCS: TMR0 Clock Source Select bit         1 = Transition on RA4/T0CKI pin         0 = Internal instruction cycle clock (CLKOUT)         bit 4       TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3       PSA: Prescaler Assignment bit  | DCKI pin<br>DCKI pin                      |       |     |              |
| 1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         bit 5 <b>T0CS</b> : TMR0 Clock Source Select bit         1 = Transition on RA4/T0CKI pin         0 = Internal instruction cycle clock (CLKOUT)         bit 4 <b>T0SE</b> : TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3 <b>PSA</b> : Prescaler Assignment bit  | )CKI pin<br>)CKI pin                      |       |     |              |
| <ul> <li>bit 5</li> <li><b>TOCS</b>: TMR0 Clock Source Select bit         <ol> <li>Transition on RA4/T0CKI pin</li> <li>Transition on RA4/T0CKI pin</li> <li>Internal instruction cycle clock (CLKOUT)</li> </ol> </li> <li>bit 4</li> <li><b>TOSE</b>: TMR0 Source Edge Select bit         <ol> <li>Increment on high-to-low transition on RA4/T0</li> <li>Increment on low-to-high transition on RA4/T0</li> </ol> </li> <li>bit 3</li> </ul>  | )CKI pin<br>)CKI pin                      |       |     |              |
| bit 5 <b>TOCS</b> : TMR0 Clock Source Select bit         1 = Transition on RA4/T0CKI pin         0 = Internal instruction cycle clock (CLKOUT)         bit 4 <b>TOSE</b> : TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3 <b>PSA</b> : Prescaler Assignment bit   | )CKI pin<br>)CKI pin                      |       |     |              |
| 1 = Transition on RA4/T0CKI pin         0 = Internal instruction cycle clock (CLKOUT)         bit 4 <b>T0SE</b> : TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3 <b>PSA</b> : Prescaler Assignment bit  | )CKI pin<br>)CKI pin                      |       |     |              |
| <ul> <li>0 = Internal instruction cycle clock (CLKOUT)</li> <li>bit 4 T0SE: TMR0 Source Edge Select bit         <ol> <li>1 = Increment on high-to-low transition on RA4/T0</li> <li>0 = Increment on low-to-high transition on RA4/T0</li> </ol> </li> <li>bit 3 PSA: Prescaler Assignment bit</li> </ul>  | )CKI pin<br>)CKI pin                      |       |     |              |
| bit 4       TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3       PSA: Prescaler Assignment bit  | )CKI pin<br>)CKI pin                      |       |     |              |
| 1 = Increment on high-to-low transition on RA4/T0         0 = Increment on low-to-high transition on RA4/T0         bit 3 <b>PSA</b> : Prescaler Assignment bit  | CKI pin<br>CKI pin                        |       |     |              |
| 0 = Increment on low-to-high transition on RA4/T0         bit 3       PSA: Prescaler Assignment bit  | OCKI pin                                  |       |     |              |
| bit 3 <b>PSA</b> : Prescaler Assignment bit  |   |       |     |              |
|  |   |       |     |              |
| 1 = Prescaler is assigned to the WDT   |   |       |     |              |
| 0 = Prescaler is assigned to the Timer0 module   |   |       |     |              |
| bit 2-0 <b>PS&lt;2:0&gt;</b> : Prescaler Rate Select bits  |   |       |     |              |
| Bit Value TMR0 Rate WDT Rate   |   |       |     |              |
| 000 1:2 1:1  |   |       |     |              |
| 001 1:4 1:2  |   |       |     |              |
|  |   |       |     |              |
|  |   |       |     |              |
| 101 1:64 1:32  |   |       |     |              |
| 110 1:128 1:64   |   |       |     |              |
| 111 1:256 1:128  |   |       |     |              |

| Legend:            |                  |                      |                    |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit   | W = Writable bit | U = Unimplemented    | bit, read as '0'   |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

#### 4.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any RESET, the PC is cleared. Figure 4-8 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0>  $\rightarrow$  PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3>  $\rightarrow$  PCH).

#### FIGURE 4-8: LOADING OF PC IN DIFFERENT SITUATIONS



#### 4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note, *"Implementing a Table Read"* (AN556).

#### 4.3.2 STACK

The PIC16C62X family has an 8-level deep x 13-bit wide hardware stack (Figure 4-2 and Figure 4-3). The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no STATUS bits to indicate stack overflow or stack underflow conditions.
  - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt address.









| Name    | Bit # | Buffer Type           | Function  |
|---------|-------|-----------------------|---|
| RB0/INT | bit0  | TTL/ST <sup>(1)</sup> | Input/output or external interrupt input. Internal software programmable weak pull-up.                                  |
| RB1     | bit1  | TTL                   | Input/output pin. Internal software programmable weak pull-up.  |
| RB2     | bit2  | TTL                   | Input/output pin. Internal software programmable weak pull-up.  |
| RB3     | bit3  | TTL                   | Input/output pin. Internal software programmable weak pull-up.  |
| RB4     | bit4  | TTL                   | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.                               |
| RB5     | bit5  | TTL                   | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.                               |
| RB6     | bit6  | TTL/ST <sup>(2)</sup> | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock pin. |
| RB7     | bit7  | TTL/ST <sup>(2)</sup> | Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data pin.  |

#### TABLE 5-3: PORTB FUNCTIONS

Legend: ST = Schmitt Trigger, TTL = TTL input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

#### TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

| Address | Name   | Bit 7  | Bit 6  | Bit 5  | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  | Value on<br>POR | Value on<br>All Other<br>RESETS |
|---------|--------|--------|--------|--------|--------|--------|--------|--------|--------|-----------------|---------------------------------|
| 06h     | PORTB  | RB7    | RB6    | RB5    | RB4    | RB3    | RB2    | RB1    | RB0    | XXXX XXXX       | uuuu uuuu                       |
| 86h     | TRISB  | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | 1111 1111       | 1111 1111                       |
| 81h     | OPTION | RBPU   | INTEDG | TOCS   | T0SE   | PSA    | PS2    | PS1    | PS0    | 1111 1111       | 1111 1111                       |

Legend: u = unchanged, x = unknown

Note 1: Shaded bits are not used by PORTB.

#### EXAMPLE 8-1: VOLTAGE REFERENCE CONFIGURATION

| MOVLW | 0x02        | ; 4 Inputs Muxed |
|-------|-------------|------------------|
| MOVWF | CMCON       | ; to 2 comps.    |
| BSF   | STATUS, RPO | ; go to Bank 1   |
| MOVLW | 0x0F        | ; RA3-RA0 are    |
| MOVWF | TRISA       | ; inputs         |
| MOVLW | 0xA6        | ; enable VREF    |
| MOVWF | VRCON       | ; low range      |
|       |             | ; set VR<3:0>=6  |
| BCF   | STATUS, RPO | ; go to Bank O   |
| CALL  | DELAY10     | ; 10µs delay     |

#### 8.2 Voltage Reference Accuracy/Error

The full range of VSS to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 8-1) keep VREF from approaching VSS or VDD. The voltage reference is VDD derived and therefore, the VREF output changes with fluctuations in VDD. The tested absolute accuracy of the voltage reference can be found in Table 12-2.

#### 8.3 Operation During SLEEP

When the device wakes up from SLEEP through an interrupt or a Watchdog Timer time-out, the contents of the VRCON register are not affected. To minimize current consumption in SLEEP mode, the voltage reference should be disabled.

#### 8.4 Effects of a RESET

A device RESET disables the voltage reference by clearing bit VREN (VRCON<7>). This reset also disconnects the reference from the RA2 pin by clearing bit VROE (VRCON<6>) and selects the high voltage range by clearing bit VRR (VRCON<5>). The VREF value select bits, VRCON<3:0>, are also cleared.

#### 8.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RA2 pin if the TRISA<2> bit is set and the VROE bit, VRCON<6>, is set. Enabling the voltage reference output onto the RA2 pin with an input signal present will increase current consumption. Connecting RA2 as a digital output with VREF enabled will also increase current consumption.

The RA2 pin can be used as a simple D/A output with limited drive capability. Due to the limited drive capability, a buffer must be used in conjunction with the voltage reference output for external connections to VREF. Figure 8-2 shows an example buffering technique.

# FIGURE 8-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE

#### TABLE 8-1: REGISTERS ASSOCIATED WITH VOLTAGE REFERENCE

| Address | Name  | Bit 7 | Bit 6 | Bit 5 | Bit 4  | Bit 3  | Bit 2  | Bit 1  | Bit 0  | Value On<br>POR | Value On<br>All Other<br>RESETS |
|---------|-------|-------|-------|-------|--------|--------|--------|--------|--------|-----------------|---------------------------------|
| 9Fh     | VRCON | VREN  | VROE  | VRR   |        | VR3    | VR2    | VR1    | VR0    | 000- 0000       | 000- 0000                       |
| 1Fh     | CMCON | C2OUT | C10UT | _     | -      | CIS    | CM2    | CM1    | CM0    | 00 0000         | 00 0000                         |
| 85h     | TRISA | _     | _     | _     | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 1 1111          | 1 1111                          |

**Note:** - = Unimplemented, read as "0"

#### 9.2 Oscillator Configurations

#### 9.2.1 OSCILLATOR TYPES

The PIC16C62X devices can be operated in four different oscillator options. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power Crystal
- XT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

## 9.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation (Figure 9-1). The PIC16C62X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1 pin (Figure 9-2).

#### FIGURE 9-1: CRYSTAL OPERATION (OR CERAMIC RESONATOR) (HS, XT OR LP OSC CONFIGURATION)



See Table 9-1 and Table 9-2 for recommended values of C1 and C2.

**Note:** A series resistor may be required for AT strip cut crystals.

#### FIGURE 9-2: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC



## TABLE 9-1:CAPACITOR SELECTION FOR<br/>CERAMIC RESONATORS

| R   | ~[]                           |   |   |  |  |  |  |
|---|-------------------------------|---|---|--|--|--|--|
| Mode  | Freq                          | <b>OSE2(C2)</b>                         |   |  |  |  |  |
| ХТ  | 455 kHz<br>2.0 MHz<br>4.0 MHz | 22 - 100 pF<br>15 - 68 pF<br>15 - 68 pF | ₽2 - 100 pF<br>15 - 68 pF<br>15 - 68 pF |  |  |  |  |
| HS  | 8.0 MHz<br>16.0 MHz 🔨         | 10-68 pF<br>10-22 pF                    | 10 - 68 pF<br>10 - 22 pF                |  |  |  |  |
| Higher capacitance increases the stability of the oscil-<br>lator but also increases the start-up time. These<br>walkes are for design guidance only. Since each<br>resonator has its own characteristics, the user<br>should consult the resonator manufacturer for<br>appropriate values of external components |                               |   |   |  |  |  |  |

#### TABLE 9-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

| Mode   | Freq     | OSC1(C1)    | OSC2(C2)                |  |  |  |  |
|--|----------|-------------|-------------------------|--|--|--|--|
| LP   | 32 kHz   | 68 - 100 pF | 68 - 100 pF             |  |  |  |  |
|  | 200 kHz  | 15 - 30 pF  | 15 - 30 pF              |  |  |  |  |
| хт   | 100 kHz  | 68 - 150 pF | 150 - 300 pF            |  |  |  |  |
|  | 2 MHz    | 15 - 30 pF  | 15 - 30 pF              |  |  |  |  |
|  | 4 MHz    | 15 - 30 pF  | 15 - 30 pF              |  |  |  |  |
| HS   | 8 MHz    | 15-30 pF    | <sup>V</sup> 15 - 30 pF |  |  |  |  |
|  | 10 MHz   | 15-30 pF    | 15 - 30 pF              |  |  |  |  |
|  | 20 MHz 🔨 | 15-30 pF    | 15 - 30 pF              |  |  |  |  |
| Higher capacitance increases the stability of the<br>oscillator but also increases the start-up time.<br>These values are for design guidance only. Rs may<br>be required in HS mode as well as XT mode to<br>avoid overdriving crystals with low drive level<br>specification. Since each crystal has its own<br>characteristics, the user should consult the crystal<br>manufacturer for appropriate values of external<br>components. |          |             |                         |  |  |  |  |

#### **FIGURE 9-11: EXTERNAL POWER-ON RESET CIRCUIT (FOR** SLOW VDD POWER-UP) Vdd Vdd D R R1 MCLR PIC16C62X С Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down. **2:** < 40 k $\Omega$ is recommended to make sure that voltage drop across R does not violate the device's electrical specification. **3:** R1 = $100\Omega$ to 1 k $\Omega$ will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin

breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

#### FIGURE 9-12: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1



- Note 1: This circuit will activate RESET when VDD goes below (Vz + 0.7V) where Vz = Zener voltage.
  - **2:** Internal Brown-out Reset circuitry should be disabled when using this circuit.

#### FIGURE 9-13: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



**3:** Resistors should be adjusted for the characteristics of the transistor.

#### FIGURE 9-14: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 3



This brown-out protection circuit employs Microchip Technology's MCP809 microcontroller supervisor. The MCP8XX and MCP1XX families of supervisors provide push-pull and open collector outputs with both high and low active RESET pins. There are 7 different trip point selections to accommodate 5V and 3V systems.

| CLRW   | Clear W   | COMF  | Complement f   |
|--|---|---|--|
| Syntax:  | [label] CLRW  | Syntax:   | [ <i>label</i> ] COMF f,d  |
| Operands:  | None  | Operands:   | $0 \leq f \leq 127$  |
| Operation:   | $00h \rightarrow (W)$   |   | d ∈ [0,1]  |
|  | $1 \rightarrow Z$   | Operation:  | $(f) \rightarrow (dest)$   |
| Status Affected:   | Z   | Status Affected:  | Z  |
| Encoding:  | 00 0001 0000 0011   | Encoding:   | 00 1001 dfff ffff  |
| Description:   | W register is cleared. Zero bit (Z) is set.   | Description:  | The contents of register 'f' are complemented. If 'd' is 0, the  |
| Words:   | 1   |   | result is stored in W. If 'd' is 1, the  |
| Cycles:  | 1   | Words:  | 1  |
| Example  | CLRW  | Cycles:   | 1  |
|  | Before Instruction  | Everale   | COME DECI 0  |
|  | W = 0x5A  | Example   | COMF REGI,U  |
|  | W = 0x00  |   | REG1 = $0x13$  |
|  | Z = 1   |   | After Instruction  |
|  |   |   | $\begin{array}{rcl} REG1 &= & 0x13 \\ W &= & 0xEC \end{array}$   |
| CLRWDT   | Clear Watchdog Timer  |   |  |
| Syntax:  | [label] CLRWDT  | DEOE  |  |
| ,  |   | DECF  | Decrement f  |
| Operands:  | None  | DECF<br>Syntax:   | Decrement f  |
| Operands:<br>Operation:  | None<br>$00h \rightarrow WDT$   | DECF<br>Syntax:<br>Operands:  | <b>Decrement f</b> [ <i>label</i> ] DECF f,d 0 < f < 127   |
| Operands:<br>Operation:  | None<br>$00h \rightarrow WDT$<br>$0 \rightarrow WDT$ prescaler,<br>$1 \rightarrow \overline{TO}$  | Syntax:<br>Operands:  | Decrement f<br>[ <i>label</i> ] DECF f,d<br>$0 \le f \le 127$<br>$d \in [0,1]$   |
| Operands:<br>Operation:  | None<br>$00h \rightarrow WDT$<br>$0 \rightarrow WDT$ prescaler,<br>$1 \rightarrow \overline{TO}$<br>$1 \rightarrow PD$  | Syntax:<br>Operands:<br>Operation:  | Decrement f<br>[ label ] DECF f,d<br>$0 \le f \le 127$<br>$d \in [0,1]$<br>(f) - 1 $\rightarrow$ (dest)  |
| Operands:<br>Operation:<br>Status Affected:  | None<br>$00h \rightarrow WDT$<br>$0 \rightarrow WDT$ prescaler,<br>$1 \rightarrow \overline{TO}$<br>$1 \rightarrow PD$<br>$\overline{TO}, PD$   | DECF<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:  | Decrement f<br>[ label ] DECF f,d<br>$0 \le f \le 127$<br>$d \in [0,1]$<br>(f) - 1 $\rightarrow$ (dest)<br>Z   |
| Operands:<br>Operation:<br>Status Affected:<br>Encoding:   | None<br>$00h \rightarrow WDT$ $0 \rightarrow WDT \text{ prescaler,}$ $1 \rightarrow \overline{TO}$ $1 \rightarrow PD$ $\overline{TO, PD}$ $00  0000  0110  0100$  | Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:   | Decrement f $[ label ]$ DECF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ Z $00$ 0011dfff  |
| Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:                                 | None<br>$00h \rightarrow WDT$<br>$0 \rightarrow WDT$ prescaler,<br>$1 \rightarrow TO$<br>$1 \rightarrow PD$<br>TO, PD<br>00  0000  0110  0100<br>CLRWDT instruction resets the  | DECF<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:                                 | Decrement f $[ label ]$ DECF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ $Z$ $00$ $0011$ dfffdfffDecrement register 'f'. If 'd' is 0,   |
| Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:                                 | None<br>$00h \rightarrow WDT$<br>$0 \rightarrow WDT$ prescaler,<br>$1 \rightarrow \overline{TO}$<br>$1 \rightarrow PD$<br>$\overline{TO}, PD$<br>00  0000  0110  0100<br>CLRWDT instruction resets the<br>Watchdog Timer. It also resets the  | Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:   | Decrement f $[ label ]$ DECF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ $Z$ $00$ $0011$ dfffffffDecrement register 'f'. If 'd' is 0,<br>the result is stored in the W  |
| Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:                                 | None<br>$00h \rightarrow WDT$<br>$0 \rightarrow WDT$ prescaler,<br>$1 \rightarrow \overline{TO}$<br>$1 \rightarrow PD$<br>$\overline{TO}, PD$<br>O<br>CLRWDT instruction resets the<br>Watchdog Timer. It also resets the<br>prescaler of the WDT. STATUS<br>http://doi.org/  | DECF<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:                                 | Decrement f $[ label ]$ DECF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ Z $00$ $0011$ dfffffffDecrement register 'f'. If 'd' is 0,the result is stored in the Wregister. If 'd' is 1, the result isstored back in register 'f'   |
| Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:                                 | None<br>$00h \rightarrow WDT$<br>$0 \rightarrow WDT$ prescaler,<br>$1 \rightarrow \overline{TO}$<br>$1 \rightarrow PD$<br>$\overline{TO}, \overline{PD}$<br>00  0000  0110  0100<br>CLRWDT instruction resets the<br>Watchdog Timer. It also resets the<br>pres <u>cal</u> er of the WDT. STATUS<br>bits TO and PD are set.   | DECF<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:                                 | Decrement f $[ label ]$ DECF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ Z000011dfffffffDecrement register 'f'. If 'd' is 0,the result is stored in the Wregister. If 'd' is 1, the result isstored back in register 'f'.1  |
| Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:                       | None<br>$00h \rightarrow WDT$<br>$0 \rightarrow WDT$ prescaler,<br>$1 \rightarrow TO$<br>$1 \rightarrow PD$<br>TO, PD<br>O 000 0110 0100<br>CLRWDT instruction resets the<br>Watchdog Timer. It also resets the<br>prescaler of the WDT. STATUS<br>bits TO and PD are set.<br>1   | DECF<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:                       | Decrement f $[ label ]$ DECF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ Z $00$ $0011$ dfffffffDecrement register 'f'. If 'd' is 0,the result is stored in the Wregister. If 'd' is 1, the result isstored back in register 'f'.11  |
| Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:<br>Cycles:            | None<br>$00h \rightarrow WDT$<br>$0 \rightarrow WDT prescaler,$<br>$1 \rightarrow TO$<br>$1 \rightarrow PD$<br>TO, PD<br>00  0000  0110  0100<br>CLRWDT instruction resets the<br>Watchdog Timer. It also resets the<br>prescaler of the WDT. STATUS<br>bits TO and PD are set.<br>1<br>1   | DECF<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:<br>Cycles:            | Decrement f $[ label ]$ DECF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ Z $00$ $0011$ dfffffffDecrement register 'f'. If 'd' is 0,<br>the result is stored in the W<br>register. If 'd' is 1, the result is<br>stored back in register 'f'.111   |
| Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:<br>Cycles:<br>Example | None<br>$00h \rightarrow WDT$<br>$0 \rightarrow WDT prescaler,$<br>$1 \rightarrow TO$<br>$1 \rightarrow PD$<br>TO, PD<br>00  0000  0110  0100<br>CLRWDT instruction resets the<br>Watchdog Timer. It also resets the<br>pres <u>caler</u> of <u>the</u> WDT. STATUS<br>bits TO and PD are set.<br>1<br>1<br>CLRWDT<br>Defense landmattice   | DECF<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:<br>Cycles:<br>Example | Decrement f $[ label ]$ DECF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ Z $00$ $0011$ dfffffffDecrement register 'f'. If 'd' is 0,<br>the result is stored in the W<br>register. If 'd' is 1, the result is<br>stored back in register 'f'.11DECFCNT, 1Decrement register  |
| Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:<br>Cycles:<br>Example | None<br>$00h \rightarrow WDT$<br>$0 \rightarrow WDT$ prescaler,<br>$1 \rightarrow TO$<br>$1 \rightarrow PD$<br>TO, PD<br>00  0000  0110  0100<br>CLRWDT instruction resets the<br>Watchdog Timer. It also resets the<br>prescaler of the WDT. STATUS<br>bits TO and PD are set.<br>1<br>1<br>CLRWDT<br>Before Instruction<br>WDT counter = 2  | DECF<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:<br>Cycles:<br>Example | Decrement f $[ label ]$ DECF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ Z $00$ $0011$ dfffDecrement register 'f'. If 'd' is 0,the result is stored in the Wregister. If 'd' is 1, the result isstored back in register 'f'.11DECFCNT, 1Before InstructionCNT $CNT$ $= 0x01$  |
| Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:<br>Cycles:<br>Example | None<br>$00h \rightarrow WDT$<br>$0 \rightarrow WDT prescaler,$<br>$1 \rightarrow TO$<br>$1 \rightarrow PD$<br>TO, PD<br>00  0000  0110  0100<br>CLRWDT instruction resets the<br>Watchdog Timer. It also resets the<br>prescaler of the WDT. STATUS<br>bits TO and PD are set.<br>1<br>1<br>CLRWDT<br>Before Instruction<br>WDT counter = ?<br>After Instruction   | DECF<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:<br>Cycles:<br>Example | Decrement f[/abe/]DECF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ Z000011dfffffffDecrement register 'f'. If 'd' is 0,<br>the result is stored in the W<br>register. If 'd' is 1, the result is<br>stored back in register 'f'.11DECFCNT, 1Before Instruction<br>$CNT = 0x01$<br>$Z = 0$  |
| Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:<br>Cycles:<br>Example | None<br>$00h \rightarrow WDT$<br>$0 \rightarrow WDT prescaler,$<br>$1 \rightarrow TO$<br>$1 \rightarrow PD$<br>TO, PD<br>00  0000  0110  0100<br>CLRWDT instruction resets the<br>Watchdog Timer. It also resets the<br>prescaler of the WDT. STATUS<br>bits TO and PD are set.<br>1<br>1<br>CLRWDT<br>Before Instruction<br>WDT counter = ?<br>After Instruction<br>WDT counter = 0x00<br>WDT counter = 0x00   | DECF<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:<br>Cycles:<br>Example | Decrement f<br>$\begin{bmatrix} label \end{bmatrix} DECF f,d$ $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ Z $\boxed{00  0011  dfff  ffff}$ Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. 1 1 $DECF  CNT,  1$ Before Instruction $CNT = 0x01$ $Z = 0$ After Instruction |
| Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:<br>Cycles:<br>Example | None<br>$\begin{array}{c} 00h \rightarrow WDT \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow PD \\ \hline TO, PD \\ \hline 00 & 0000 & 0110 & 0100 \\ \hline \\ CLRWDT \ instruction \ resets the \\ Watchdog Timer. It also resets the \\ Watchdog Timer. It also resets the \\ prescaler of the WDT. STATUS \\ bits TO and PD are set. \\ 1 \\ 1 \\ CLRWDT \\ \hline \\ Before \ Instruction \\ WDT \ counter \ = \ ? \\ After \ Instruction \\ WDT \ counter \ = \ 0 \\ \hline TO \ = \ 1 \\ \end{array}$ | DECF<br>Syntax:<br>Operands:<br>Operation:<br>Status Affected:<br>Encoding:<br>Description:<br>Words:<br>Cycles:<br>Example | Decrement f $[label]$ DECF f,d $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ Z $00$ $0011$ dffffffDecrement register 'f'. If 'd' is 0,the result is stored in the Wregister. If 'd' is 1, the result isstored back in register 'f'.11DECFCNT, 1Before InstructionCNTZ0After InstructionCNTCNT0 x00Z=1   |

#### 11.0 DEVELOPMENT SUPPORT

The PICmicro<sup>®</sup> microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM<sup>™</sup> Assembler
  - MPLAB C17 and MPLAB C18 C Compilers
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB C30 C Compiler
  - MPLAB ASM30 Assembler/Linker/Library
- Simulators
  - MPLAB SIM Software Simulator
- MPLAB dsPIC30 Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
  - PRO MATE® II Universal Device Programmer
  - PICSTART<sup>®</sup> Plus Development Programmer
- Low Cost Demonstration Boards
  - PICDEM<sup>™</sup> 1 Demonstration Board
  - PICDEM.net<sup>™</sup> Demonstration Board
  - PICDEM 2 Plus Demonstration Board
  - PICDEM 3 Demonstration Board
  - PICDEM 4 Demonstration Board
  - PICDEM 17 Demonstration Board
  - PICDEM 18R Demonstration Board
  - PICDEM LIN Demonstration Board
  - PICDEM USB Demonstration Board
- Evaluation Kits
  - KEELOQ®
  - PICDEM MSC
  - microID®
  - CAN
  - PowerSmart®
  - Analog

#### 11.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> based application that contains:

- · An interface to debugging tools
  - simulator
  - programmer (sold separately)
  - emulator (sold separately)
  - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- · A multiple project manager
- Customizable data windows with direct edit of contents
- · High level source code debugging
- Mouse over variable inspection
- Extensive on-line help
- The MPLAB IDE allows you to:
- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
  - source files (assembly or C)
  - absolute listing file (mixed assembly and C)
  - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

#### 11.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- · User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

#### 11.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

#### 11.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of pre-compiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

#### 11.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command-line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities, and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, time-keeping, and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high level source debugging with the MPLAB IDE.

## 11.6 MPLAB ASM30 Assembler, Linker, and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

#### 11.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break, or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

#### 11.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

#### 11.20 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/De-multiplexed and 16-bit Memory modes. The board includes 2 Mb external FLASH memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

#### 11.21 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 FLASH microcontroller serves as the master. All three micro-controllers are programmed with firmware to provide LIN bus communication.

#### 11.22 PICkit<sup>™</sup> 1 FLASH Starter Kit

A complete "development system in a box", the PICkit FLASH Starter Kit includes a convenient multi-section board for programming, evaluation, and development of 8/14-pin FLASH PIC<sup>®</sup> microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the user's guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB<sup>®</sup> IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin FLASH PIC<sup>®</sup> Microcontrollers" Handbook and a USB Interface Cable. Supports all current 8/14-pin FLASH PIC microcontrollers, as well as many future planned devices.

#### 11.23 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

#### 11.24 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA<sup>®</sup> development kit
- microID development and rfLab<sup>™</sup> development software
- SEEVAL<sup>®</sup> designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high power IR driver, delta sigma ADC, and flow rate sensor

Check the Microchip web page and the latest Product Line Card for the complete list of demonstration and evaluation kits.









## 12.6 DC Characteristics:

### PIC16C620A/C621A/C622A-40<sup>(3)</sup> (Commercial) PIC16CR620A-40<sup>(3)</sup> (Commercial)

| DC CHARACTERISTICS<br>Power Supply Pins |      |        | Standard Operating Conditions (unless otherwise stated)<br>Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial |            |          |  |
|---|------|--------|--|------------|----------|--|
| Characteristic                          | Sym  | Min    | Тур <sup>(1)</sup>   | Max        | Units    | Conditions   |
| Supply Voltage                          | Vdd  | 4.5    | _  | 5.5        | V        | HS Option from 20 - 40 MHz   |
| Supply Current <sup>(2)</sup>           | IDD  | _      | 5.5<br>7.7   | 11.5<br>16 | mA<br>mA | Fosc = 40 MHz, VDD = 4.5V, HS mode<br>Fosc = 40 MHz, VDD = 5.5V, HS mode |
| HS Oscillator Operating<br>Frequency    | Fosc | 20     | _  | 40         | MHz      | OSC1 pin is externally driven,<br>OSC2 pin not connected                 |
| Input Low Voltage OSC1                  | Vi∟  | Vss    | _  | 0.2VDD     | V        | HS mode, OSC1 externally driven  |
| Input High Voltage OSC1                 | Vih  | 0.8Vdd | _  | Vdd        | V        | HS mode, OSC1 externally driven  |

\* These parameters are characterized but not tested.

**Note 1:** Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss,

T0CKI = VDD, MCLR = VDD; WDT disabled, HS mode with OSC2 not connected.

**3:** For device operation between DC and 20 MHz. See Table 12-1 and Table 12-2.

## 12.7 AC Characteristics: PIC16C620A/C621A/C622A-40<sup>(2)</sup> (Commercial) PIC16CR620A-40<sup>(2)</sup> (Commercial)

| AC CHARACTERISTICS<br>All Pins Except Power Supply Pir       |            | Standard Operating Conditions (unless otherwise stated)Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial |                    |     |       |                                      |
|--|------------|--|--------------------|-----|-------|--------------------------------------|
| Characteristic   | Sym        | Min  | Typ <sup>(1)</sup> | Max | Units | Conditions                           |
| External CLKIN Frequency                                     | Fosc       | 20   | _                  | 40  | MHz   | HS mode, OSC1 externally driven      |
| External CLKIN Period  | Tosc       | 25   |                    | 50  | ns    | HS mode (40), OSC1 externally driven |
| Clock in (OSC1) Low or High Time                             | TosL, TosH | 6  |                    |     | ns    | HS mode, OSC1 externally driven      |
| Clock in (OSC1) Rise or Fall Time                            | TosR, TosF | _  | —                  | 6.5 | ns    | HS mode, OSC1 externally driven      |
| OSC1↑ (Q1 cycle) to Port out valid                           | TosH2IoV   | _  |                    | 100 | ns    | —                                    |
| OSC1↑ (Q2 cycle) to Port input<br>invalid (I/O in hold time) | TosH2iol   | 50   | _                  | —   | ns    |                                      |

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: For device operation between DC and 20 MHz. See Table 12-1 and Table 12-2.



