E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Details | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 4MHz |
| Connectivity | - |
| Peripherals | Brown-out Detect/Reset, POR, WDT |
| Number of I/O | 13 |
| Program Memory Size | 1.75KB (1K x 14) |
| Program Memory Type | ОТР |
| EEPROM Size | • |
| RAM Size | 96 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 20-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lc621at-04i-ss |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Device Differences

| Device | Voltage Range | Oscillator | Process Technology (Microns) |
|----------------------------|---------------|------------|---------------------------------|
| PIC16C620 ⁽³⁾ | 2.5 - 6.0 | See Note 1 | 0.9 |
| PIC16C621 ⁽³⁾ | 2.5 - 6.0 | See Note 1 | 0.9 |
| PIC16C622 ⁽³⁾ | 2.5 - 6.0 | See Note 1 | 0.9 |
| PIC16C620A ⁽⁴⁾ | 2.7 - 5.5 | See Note 1 | 0.7 |
| PIC16CR620A ⁽²⁾ | 2.5 - 5.5 | See Note 1 | 0.7 |
| PIC16C621A ⁽⁴⁾ | 2.7 - 5.5 | See Note 1 | 0.7 |
| PIC16C622A ⁽⁴⁾ | 2.7 - 5.5 | See Note 1 | 0.7 |


Note 1: If you change from this device to another device, please verify oscillator characteristics in your application.

2: For ROM parts, operation from 2.5V - 3.0V will require the PIC16LCR62X parts.

3: For OTP parts, operation from 2.5V - 3.0V will require the PIC16LC62X parts.

4: For OTP parts, operations from 2.7V - 3.0V will require the PIC16LC62XA parts.

FIGURE 3-1: BLOCK DIAGRAM



6.2 Using Timer0 with External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

6.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

6.2.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the TMR0 is actually incremented. Figure 6-5 shows the delay from the external clock edge to the timer incrementing.





6.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 6-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusive between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer and vice-versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.




FIGURE 6-6: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER

9.0 SPECIAL FEATURES OF THE CPU

Special circuits to deal with the needs of real-time applications are what sets a microcontroller apart from other processors. The PIC16C62X family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection.

These are:

- 1. OSC selection
- 2. RESET Power-on Reset (POR) Power-up Timer (PWRT) Oscillator Start-up Timer (OST) Brown-out Reset (BOR)
- 3. Interrupts
- 4. Watchdog Timer (WDT)
- 5. SLEEP
- 6. Code protection
- 7. ID Locations
- 8. In-Circuit Serial Programming™

The PIC16C62X devices have a Watchdog Timer which is controlled by configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. There is also circuitry to RESET the device if a brown-out occurs, which provides at least a 72 ms RESET. With these three functions on-chip, most applications need no external RESET circuitry.

The SLEEP mode is designed to offer a very low current Power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options.

10.0 INSTRUCTION SET SUMMARY

Each PIC16C62X instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16C62X instruction set summary in Table 10-2 lists **byte-oriented**, **bitoriented**, and **literal and control** operations. Table 10-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 10-1: OPCODE FIELD DESCRIPTIONS

| DESCRIPTIONS | | | | | | | |
|---------------|--|--|--|--|--|--|--|
| Field | Description | | | | | | |
| f | Register file address (0x00 to 0x7F) | | | | | | |
| W | Working register (accumulator) | | | | | | |
| b | Bit address within an 8-bit file register | | | | | | |
| k | Literal field, constant data or label | | | | | | |
| х | Don't care location (= 0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools. | | | | | | |
| d | Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1 | | | | | | |
| label | Label name | | | | | | |
| TOS | Top of Stack | | | | | | |
| PC | Program Counter | | | | | | |
| PCLAT H | Program Counter High Latch | | | | | | |
| GIE | Global Interrupt Enable bit | | | | | | |
| WDT | Watchdog Timer/Counter | | | | | | |
| то | Time-out bit | | | | | | |
| PD | Power-down bit | | | | | | |
| dest | Destination either the W register or the specified regis- ter file location | | | | | | |
| [] | Options | | | | | | |
| () | Contents | | | | | | |
| \rightarrow | Assigned to | | | | | | |
| < > | Register bit field | | | | | | |
| ∈ | In the set of | | | | | | |
| italics | User defined term (font is courier) | | | | | | |
| | | | | | | | |

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- **Bit-oriented** operations
- Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 10-1 lists the instructions recognized by the MPASM $^{\rm TM}$ assembler.

Figure 10-1 shows the three general formats that the instructions can have.


| Note: | To maintain upward compatibility with | | | | | | | | |
|-------|--|--|--|--|--|--|--|--|--|
| | future PICmicro [®] products, <u>do not use</u> the | | | | | | | | |
| | OPTION and TRIS instructions. | | | | | | | | |

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 10-1: GENERAL FORMAT FOR INSTRUCTIONS



| BCF | Bit Clear f | BTFSC | Bit Test, Skip if Clear |
|------------------|---|------------------|---|
| Syntax: | [label]BCF f,b | Syntax: | [label]BTFSC f,b |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ | Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ |
| Operation: | $0 \rightarrow (f \le b >)$ | Operation: | skip if (f) = 0 |
| Status Affected: | None | Status Affected: | None |
| Encoding: | 01 00bb bfff ffff | Encoding: | 01 10bb bfff ffff |
| Description: | Bit 'b' in register 'f' is cleared. | Description: | If bit 'b' in register 'f' is '0', then the |
| Words: | 1 | | next instruction is skipped. If bit 'b' is '0', then the next instruc- |
| Cycles: | 1 | | tion fetched during the current |
| Example | BCF FLAG_REG, 7 | | instruction execution is discarded, |
| | Before Instruction FLAG_REG = 0xC7 | | and a NOP is executed instead, making this a two-cycle instruction. |
| | After Instruction | Words: | 1 |
| | FLAG_REG = 0x47 | Cycles: | 1(2) |
| | | Example | here btfsc FLAG,1 false goto process co |
| BSF | Bit Set f | | TRUE DE |
| Syntax: | [<i>label</i>] BSF f,b | | • |
| Operands: | $\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$ | | Before Instruction PC = address HERE |
| Operation: | $1 \rightarrow (f \le b >)$ | | After Instruction if FLAG<1> = 0. |
| Status Affected: | None | | PC = address TRUE |
| Encoding: | 01 01bb bfff ffff | | if FLAG<1>=1, PC = address FALSE |
| Description: | Bit 'b' in register 'f' is set. | | PC = address FALSE |
| Words: | 1 | | |
| Cycles: | 1 | | |
| Example | BSF FLAG_REG, 7 | | |

Before Instruction FLAG_REG = 0x0A After Instruction

FLAG_REG = 0x8A

| SUBLW | Subtract W from Literal | SUBWF | Subtract W from f | | | |
|--------------|---|---------------------|--|--|--|--|
| Syntax: | [<i>label</i>] SUBLW k | Syntax: | [<i>label</i>] SUBWF f,d | | | |
| Operands: | $0 \le k \le 255$ | Operands: | $0 \le f \le 127$ | | | |
| Operation: | $k - (W) \to (W)$ | | d ∈ [0,1] | | | |
| Status | C, DC, Z | Operation: | (f) - (W) \rightarrow (dest) | | | |
| Affected: | | Status Affected: | C, DC, Z | | | |
| Encoding: | 11 110x kkkk kkkk | | | | | |
| Description: | The W register is subtracted (2's | Encoding: | 00 0010 dfff ffff | | | |
| | complement method) from the eight bit literal 'k'. The result is placed in | Description: | Subtract (2's complement method) W register from register 'f'. If 'd' is 0, | | | |
| | the W register. | | the result is stored in the W register. | | | |
| Words: | 1 | | If 'd' is 1, the result is stored back in | | | |
| Cycles: | 1 | | register 'f'. | | | |
| Example 1: | SUBLW 0x02 | Words: | 1 | | | |
| · | Before Instruction | Cycles: | 1 | | | |
| | W = 1 | Example 1: | SUBWF REG1,1 | | | |
| | C = ? | | Before Instruction | | | |
| | After Instruction | | REG1= 3 W = 2 | | | |
| | W = 1 C = 1; result is positive | | C = ? | | | |
| Example 2: | Before Instruction | | After Instruction | | | |
| Example 2. | W = 2 | | REG1= 1 | | | |
| | C = ? | | W = 2 C = 1; result is positive | | | |
| | After Instruction | Example 2: | Before Instruction | | | |
| | W = 0 | · | REG1= 2 | | | |
| | C = 1; result is zero | | W = 2 | | | |
| Example 3: | Before Instruction | | C = ? | | | |
| | W = 3 C = ? | | After Instruction | | | |
| | After Instruction | | REG1= 0 W = 2 | | | |
| | W = 0 x F F | | C = 1; result is zero | | | |
| | C = 0; result is negative | Example 3: | Before Instruction | | | |
| | | | REG1= 1 W = 2 | | | |
| | | | W = 2 C = ? | | | |
| | | | After Instruction | | | |
| | | | REG1= 0xFF | | | |
| | | | W = 2 | | | |
| | | | C = 0; result is negative | | | |

11.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

11.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of pre-compiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

11.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command-line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities, and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, time-keeping, and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high level source debugging with the MPLAB IDE.

11.6 MPLAB ASM30 Assembler, Linker, and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

11.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break, or Trace mode.


The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

11.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.


The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high speed simulator is designed to debug, analyze and optimize time intensive DSP routines.






2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.







12.2 DC Characteristics: PIC16C62XA-04 (Commercial, Industrial, Extended) PIC16C62XA-20 (Commercial, Industrial, Extended) PIC16LC62XA-04 (Commercial, Industrial, Extended)

| PIC16C62XA PIC16LC62XA | | | | Standard Operating Conditions (unless otherwise stated)Operating temperature -40° C $\leq TA \leq +85^{\circ}$ C for industrial and 0° C $\leq TA \leq +70^{\circ}$ C for commercial and -40° C $\leq TA \leq +125^{\circ}$ C for extendedStandard Operating Conditions (unless otherwise stated)Operating temperature -40° C -40° C $\leq TA \leq +85^{\circ}$ C for industrial and 0° C $\leq TA \leq +85^{\circ}$ C for commercial and -40° C $\leq TA \leq +70^{\circ}$ C for commercial and -40° C $\leq TA \leq +125^{\circ}$ C for extended | | | | | | | |
|---------------------------|------|---|-------|--|------|-------|--|--|--|--|--|
| Param. No. | Sym | Characteristic | Min | Тур† | Мах | Units | Conditions | | | | |
| D001 | Vdd | Supply Voltage | 3.0 | _ | 5.5 | V | See Figures 12-1, 12-2, 12-3, 12-4, and 12-5 | | | | |
| D001 | Vdd | Supply Voltage | 2.5 | _ | 5.5 | V | See Figures 12-1, 12-2, 12-3, 12-4, and 12-5 | | | | |
| D002 | Vdr | RAM Data Retention Voltage ⁽¹⁾ | | 1.5* | | V | Device in SLEEP mode | | | | |
| D002 | Vdr | RAM Data Retention Voltage ⁽¹⁾ | | 1.5* | — | V | Device in SLEEP mode | | | | |
| D003 | VPOR | VDD start voltage to ensure Power-on Reset | | Vss | _ | V | See section on Power-on Reset for details | | | | |
| D003 | VPOR | VDD start voltage to ensure Power-on Reset | | Vss | — | V | See section on Power-on Reset for details | | | | |
| D004 | SVDD | VDD rise rate to ensure Power-on Reset | 0.05* | — | — | V/ms | See section on Power-on Reset for details | | | | |
| D004 | SVDD | VDD rise rate to ensure Power-on Reset | 0.05* | — | — | V/ms | See section on Power-on Reset for details | | | | |
| D005 | VBOR | Brown-out Detect Voltage | 3.7 | 4.0 | 4.35 | V | BOREN configuration bit is cleared | | | | |
| D005 | VBOR | Brown-out Detect Voltage | 3.7 | 4.0 | 4.35 | V | BOREN configuration bit is cleared | | | | |

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD, MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

12.2 DC Characteristics: PIC16C62XA-04 (Commercial, Industrial, Extended) PIC16C62XA-20 (Commercial, Industrial, Extended) PIC16LC62XA-04 (Commercial, Industrial, Extended (CONT.)

| PIC16C62XA | | | $\begin{array}{l lllllllllllllllllllllllllllllllllll$ | | | | | | | |
|-----------------------|---------------------------------|--|---|--|-----------------------|--------------------------|--|--|--|--|
| PIC16LC62XA | | | | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | | |
| Param. No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions | | | |
| D022 | ΔIWDT | WDT Current ⁽⁵⁾ | — | 6.0 | 10 12 | μA μA | VDD = 4.0V (125°C) | | | |
| D022A D023 | Δ IBOR Δ ICOMP | Brown-out Reset Current ⁽⁵⁾ Comparator Current for each Comparator ⁽⁵⁾ | _ | 75 30 | 125 60 | μA μA | BOD enabled, VDD = 5.0V VDD = 4.0V | | | |
| D023A | $\Delta I V REF$ | VREF Current ⁽⁵⁾ | — | 80 | 135 | μA | VDD = 4.0V | | | |
| D022 D022A D023 | ΔIWDT ΔIBOR ΔICOMP | WDT Current ⁽⁵⁾ Brown-out Reset Current ⁽⁵⁾ Comparator Current for each Comparator ⁽⁵⁾ | | 6.0 75 30 | 10 12 125 60 | μΑ μΑ μΑ | VDD=4.0V (125°C) BOD enabled, VDD = 5.0V VDD = 4.0V | | | |
| D023A | Δ IVREF | VREF Current ⁽⁵⁾ | _ | 80 | 135 | μA | VDD = 4.0V | | | |
| 1A | Fosc | LP Oscillator Operating Frequency RC Oscillator Operating Frequency XT Oscillator Operating Frequency HS Oscillator Operating Frequency | 0 0 0 0 | | 200 4 4 20 | kHz MHz MHz MHz | All temperatures All temperatures All temperatures All temperatures | | | |
| 1A | Fosc | LP Oscillator Operating Frequency RC Oscillator Operating Frequency XT Oscillator Operating Frequency HS Oscillator Operating Frequency | 0 0 0 0 | | 200 4 4 20 | kHz MHz MHz MHz | All temperatures All temperatures All temperatures All temperatures | | | |

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

 $\overline{\text{MCLR}}$ = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

12.3 DC CHARACTERISTICS: PIC16CR62XA-04 (Commercial, Industrial, Extended) PIC16CR62XA-20 (Commercial, Industrial, Extended) PIC16LCR62XA-04 (Commercial, Industrial, Extended)

| PIC16CR62XA-04 PIC16CR62XA-20 | | | | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | | | | |
|----------------------------------|------|---|-------|--|------------|----------|---|--|--|--|--|--|
| PIC16LCR62XA-04 | | | | | | ature - | $\begin{array}{ll} \mbox{ditions (unless otherwise stated)} \\ 40^{\circ}\mbox{C} &\leq T\mbox{Ta} \leq +85^{\circ}\mbox{C} \mbox{ for industrial and} \\ 0^{\circ}\mbox{C} &\leq T\mbox{A} \leq +70^{\circ}\mbox{C} \mbox{ for commercial and} \\ 40^{\circ}\mbox{C} &\leq T\mbox{A} \leq +125^{\circ}\mbox{C} \mbox{ for extended} \end{array}$ | | | | | |
| Param. No. | Sym | Characteristic | Min | Тур† | Мах | Units | Conditions | | | | | |
| D001 | Vdd | Supply Voltage | 3.0 | — | 5.5 | V | See Figures 12-7, 12-8, 12-9 | | | | | |
| D001 | Vdd | Supply Voltage | 2.5 | _ | 5.5 | V | See Figures 12-7, 12-8, 12-9 | | | | | |
| D002 | Vdr | RAM Data Retention Voltage ⁽¹⁾ | | 1.5* | | V | Device in SLEEP mode | | | | | |
| D002 | Vdr | RAM Data Retention Voltage ⁽¹⁾ | _ | 1.5* | — | V | Device in SLEEP mode | | | | | |
| D003 | VPOR | VDD start voltage to ensure Power-on Reset | | Vss | _ | V | See section on Power-on Reset for details | | | | | |
| D003 | VPOR | VDD start voltage to ensure Power-on Reset | — | Vss | — | V | See section on Power-on Reset for details | | | | | |
| D004 | SVDD | VDD rise rate to ensure Power-on Reset | 0.05* | — | — | V/ms | See section on Power-on Reset for details | | | | | |
| D004 | SVDD | VDD rise rate to ensure Power-on Reset | 0.05* | — | — | V/ms | See section on Power-on Reset for details | | | | | |
| D005 | VBOR | Brown-out Detect Voltage | 3.7 | 4.0 | 4.35 | V | BOREN configuration bit is cleared | | | | | |
| D005 | VBOR | Brown-out Detect Voltage | 3.7 | 4.0 | 4.35 | V | BOREN configuration bit is cleared | | | | | |
| D010 | Idd | Supply Current ⁽²⁾ | _ | 1.2 500 | 1.7 900 | mA μA | Fosc = 4 MHz, VDD = 5.5V, WDT disabled, XT mode, (Note 4)* Fosc = 4 MHz, VDD = 3.0V, WDT disabled, XT mode, | | | | | |
| | | | _ | 1.0 | 2.0 | mA | (Note 4) Fosc = 10 MHz, VDD = 3.0V, WDT disabled, HS mode, (Note 6) | | | | | |
| | | | — | 4.0 | 7.0 | mA | Fosc = 20 MHz, VDD = 5.5V, WDT disabled*, HS | | | | | |
| | | | — | 3.0 | 6.0 | mA | mode | | | | | |
| | | | | 35 | 70 | μA | Fosc = 20 MHz, VDD = 4.5V, WDT disabled, HS mode Fosc = 32 kHz, VDD = 3.0V, WDT disabled, LP mode | | | | | |
| D010 | IDD | Supply Current ⁽²⁾ | — | 1.2 | 1.7 | mA | Fosc = 4.0 MHz, VDD = 5.5V, WDT disabled, XT mode, (Note 4)* | | | | | |
| | | | — | 400 | 800 | μA | Fosc = 4.0 MHz, VDD = 2.5V, WDT disabled, XT mode (Note 4) | | | | | |
| | | | — | 35 | 70 | μA | Fosc = 32 kHz, VDD = 2.5V, WDT disabled, LP mode | | | | | |

12.6 DC Characteristics:

PIC16C620A/C621A/C622A-40⁽³⁾ (Commercial) PIC16CR620A-40⁽³⁾ (Commercial)

| DC CHARACTERISTICS Power Supply Pins | | Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \le TA \le +70^{\circ}C$ for commercial | | | | |
|---|------|--|------------|------------|------------|--|
| Characteristic Sym Min | | | | Мах | Conditions | |
| Supply Voltage | Vdd | 4.5 | — | 5.5 | V | HS Option from 20 - 40 MHz |
| Supply Current ⁽²⁾ | IDD | _ | 5.5 7.7 | 11.5 16 | mA mA | Fosc = 40 MHz, VDD = 4.5V, HS mode Fosc = 40 MHz, VDD = 5.5V, HS mode |
| HS Oscillator Operating Frequency | Fosc | 20 | _ | 40 | MHz | OSC1 pin is externally driven, OSC2 pin not connected |
| Input Low Voltage OSC1 | VIL | Vss | — | 0.2Vdd | V | HS mode, OSC1 externally driven |
| Input High Voltage OSC1 | Vih | 0.8Vdd | | Vdd | V | HS mode, OSC1 externally driven |

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss,

T0CKI = VDD, \overline{MCLR} = VDD; WDT disabled, HS mode with OSC2 not connected.

3: For device operation between DC and 20 MHz. See Table 12-1 and Table 12-2.

12.7 AC Characteristics: PIC16C620A/C621A/C622A-40⁽²⁾ (Commercial) PIC16CR620A-40⁽²⁾ (Commercial)

| AC CHARACTERISTICS All Pins Except Power Supply Pir | | Standard Operating Conditions (unless otherwise stated)Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial | | | | |
|--|------------|--|-----|-------|------------|--------------------------------------|
| Characteristic | Min | Typ ⁽¹⁾ | Max | Units | Conditions | |
| External CLKIN Frequency | Fosc | 20 | — | 40 | MHz | HS mode, OSC1 externally driven |
| External CLKIN Period | Tosc | 25 | _ | 50 | ns | HS mode (40), OSC1 externally driven |
| Clock in (OSC1) Low or High Time | TosL, TosH | 6 | — | | ns | HS mode, OSC1 externally driven |
| Clock in (OSC1) Rise or Fall Time | TosR, TosF | | _ | 6.5 | ns | HS mode, OSC1 externally driven |
| OSC1↑ (Q1 cycle) to Port out valid | TosH2ıoV | | — | 100 | ns | _ |
| OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time) | TosH2iol | 50 | — | _ | ns | — |

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: For device operation between DC and 20 MHz. See Table 12-1 and Table 12-2.

TABLE 12-1: COMPARATOR SPECIFICATIONS

Operating Conditions: VDD range as described in Table 12-1, -40°C<TA<+125°C. Current consumption is specified in Table 12-1.

| Characteristics | Sym | Min | Тур | Max | Units | Comments |
|--|-----|------|-------|--------------|----------|----------------------------|
| Input offset voltage | | | ± 5.0 | ± 10 | mV | |
| Input common mode voltage | | 0 | | Vdd - 1.5 | V | |
| CMRR | | +55* | | | δβ | |
| Response Time ⁽¹⁾ | | | 150* | 400* 600* | ns ns | PIC16C62X(A) PIC16LC62X |
| Comparator mode change to output valid | | | | 10* | μs | |

* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 12-2: VOLTAGE REFERENCE SPECIFICATIONS

Operating Conditions:VDD range as described in Table 12-1, -40°C<TA<+125°C. Current consumption is specified in Table 12-1.

| Characteristics | Sym | Min | Тур | Max | Units | Comments | | |
|--|-----|-----|------------------|------------------------------|------------|---|--|--|
| Resolution | | | VDD/24 VDD/32 | | LSB LSB | Low Range (VRR=1) High Range (VRR=0) | | |
| Absolute Accuracy | | | | <u>+</u> 1/4 <u>+</u> 1/2 | LSB LSB | Low Range (VRR=1) High Range (VRR=0) | | |
| Unit Resistor Value (R) | | | 2K* | | Ω | Figure 8-1 | | |
| Settling Time ⁽¹⁾ | | | | 10* | μs | | | |
| * These parameters are characterized but not tested. Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from 0000 to 1111. | | | | | | | | |

DS30235J-page 102










14.0 PACKAGING INFORMATION


18-Lead Ceramic Dual In-line with Window (JW) – 300 mil (CERDIP)



| | Units | INCHES* | | | MILLIMETERS | | | |
|----------------------------|-------|---------|------|------|-------------|-------|-------|--|
| Dimension Limits | | MIN | NOM | MAX | MIN | NOM | MAX | |
| Number of Pins | n | | 18 | | | 18 | | |
| Pitch | р | | .100 | | | 2.54 | | |
| Top to Seating Plane | Α | .170 | .183 | .195 | 4.32 | 4.64 | 4.95 | |
| Ceramic Package Height | A2 | .155 | .160 | .165 | 3.94 | 4.06 | 4.19 | |
| Standoff | A1 | .015 | .023 | .030 | 0.38 | 0.57 | 0.76 | |
| Shoulder to Shoulder Width | Е | .300 | .313 | .325 | 7.62 | 7.94 | 8.26 | |
| Ceramic Pkg. Width | E1 | .285 | .290 | .295 | 7.24 | 7.37 | 7.49 | |
| Overall Length | D | .880 | .900 | .920 | 22.35 | 22.86 | 23.37 | |
| Tip to Seating Plane | L | .125 | .138 | .150 | 3.18 | 3.49 | 3.81 | |
| Lead Thickness | С | .008 | .010 | .012 | 0.20 | 0.25 | 0.30 | |
| Upper Lead Width | B1 | .050 | .055 | .060 | 1.27 | 1.40 | 1.52 | |
| Lower Lead Width | В | .016 | .019 | .021 | 0.41 | 0.47 | 0.53 | |
| Overall Row Spacing § | eB | .345 | .385 | .425 | 8.76 | 9.78 | 10.80 | |
| Window Width | W1 | .130 | .140 | .150 | 3.30 | 3.56 | 3.81 | |
| Window Length | W2 | .190 | .200 | .210 | 4.83 | 5.08 | 5.33 | |

* Controlling Parameter
§ Significant Characteristic
JEDEC Equivalent: MO-036
Drawing No. C04-010

18-Lead Plastic Dual In-line (P) – 300 mil (PDIP)




| | Units INCHES* | | | MILLIMETERS | | | |
|----------------------------|---------------|------|------|-------------|-------|-------|-------|
| Dimension Limits | | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 18 | | | 18 | |
| Pitch | р | | .100 | | | 2.54 | |
| Top to Seating Plane | А | .140 | .155 | .170 | 3.56 | 3.94 | 4.32 |
| Molded Package Thickness | A2 | .115 | .130 | .145 | 2.92 | 3.30 | 3.68 |
| Base to Seating Plane | A1 | .015 | | | 0.38 | | |
| Shoulder to Shoulder Width | Е | .300 | .313 | .325 | 7.62 | 7.94 | 8.26 |
| Molded Package Width | E1 | .240 | .250 | .260 | 6.10 | 6.35 | 6.60 |
| Overall Length | D | .890 | .898 | .905 | 22.61 | 22.80 | 22.99 |
| Tip to Seating Plane | L | .125 | .130 | .135 | 3.18 | 3.30 | 3.43 |
| Lead Thickness | С | .008 | .012 | .015 | 0.20 | 0.29 | 0.38 |
| Upper Lead Width | B1 | .045 | .058 | .070 | 1.14 | 1.46 | 1.78 |
| Lower Lead Width | В | .014 | .018 | .022 | 0.36 | 0.46 | 0.56 |
| Overall Row Spacing § | eB | .310 | .370 | .430 | 7.87 | 9.40 | 10.92 |
| Mold Draft Angle Top | α | 5 | 10 | 15 | 5 | 10 | 15 |
| Mold Draft Angle Bottom | β | 5 | 10 | 15 | 5 | 10 | 15 |


* Controlling Parameter § Significant Characteristic


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-007

18-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC)







| | | INCHES* | | | MILLIMETERS | | |
|--------------------------|--------|---------|------|------|-------------|-------|-------|
| Dimension | Limits | MIN | NOM | MAX | MIN | NOM | MAX |
| Number of Pins | n | | 18 | | | 18 | |
| Pitch | р | | .050 | | | 1.27 | |
| Overall Height | Α | .093 | .099 | .104 | 2.36 | 2.50 | 2.64 |
| Molded Package Thickness | A2 | .088 | .091 | .094 | 2.24 | 2.31 | 2.39 |
| Standoff § | A1 | .004 | .008 | .012 | 0.10 | 0.20 | 0.30 |
| Overall Width | Е | .394 | .407 | .420 | 10.01 | 10.34 | 10.67 |
| Molded Package Width | E1 | .291 | .295 | .299 | 7.39 | 7.49 | 7.59 |
| Overall Length | D | .446 | .454 | .462 | 11.33 | 11.53 | 11.73 |
| Chamfer Distance | h | .010 | .020 | .029 | 0.25 | 0.50 | 0.74 |
| Foot Length | L | .016 | .033 | .050 | 0.41 | 0.84 | 1.27 |
| Foot Angle | ¢ | 0 | 4 | 8 | 0 | 4 | 8 |
| Lead Thickness | С | .009 | .011 | .012 | 0.23 | 0.27 | 0.30 |
| Lead Width | В | .014 | .017 | .020 | 0.36 | 0.42 | 0.51 |
| Mold Draft Angle Top | α | 0 | 12 | 15 | 0 | 12 | 15 |
| Mold Draft Angle Bottom | β | 0 | 12 | 15 | 0 | 12 | 15 |

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-013

Drawing No. C04-051