

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

| Details | |
|----------------------------|--|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 4MHz |
| Connectivity | - |
| Peripherals | Brown-out Detect/Reset, POR, WDT |
| Number of I/O | 13 |
| Program Memory Size | 3.5KB (2K x 14) |
| Program Memory Type | OTP |
| EEPROM Size | |
| RAM Size | 128 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 18-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 18-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lc622a-04i-so |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, KEELOQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Accuron, Application Maestro, dsPIC, dsPICDEM, dsPICDEM.net, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICC, PICkit, PICDEM, PICDEM.net, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPIC, Select Mode, SmartSensor, SmartShunt, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.


© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



FIGURE 3-1: BLOCK DIAGRAM



| Name | DIP/SOIC Pin # | SSOP Pin # | I/O/P Type | Buffer Type | Description |
|--------------|-------------------|---------------|------------------------|-----------------------|---|
| OSC1/CLKIN | 16 | 18 | I | ST/CMOS | Oscillator crystal input/external clock source input. |
| OSC2/CLKOUT | 15 | 17 | 0 | _ | Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin out- puts CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. |
| MCLR/VPP | 4 | 4 | I/P | ST | Master Clear (Reset) input/programming voltage input. This pin is an Active Low Reset to the device. |
| | | | | | PORTA is a bi-directional I/O port. |
| RA0/AN0 | 17 | 19 | I/O | ST | Analog comparator input |
| RA1/AN1 | 18 | 20 | I/O | ST | Analog comparator input |
| RA2/AN2/VREF | 1 | 1 | I/O | ST | Analog comparator input or VREF output |
| RA3/AN3 | 2 | 2 | I/O | ST | Analog comparator input /output |
| RA4/T0CKI | 3 | 3 | I/O | ST | Can be selected to be the clock input to the Timer timer/counter or a comparator output. Output is open drain type. |
| | | | | | PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs. |
| RB0/INT | 6 | 7 | I/O | TTL/ST ⁽¹⁾ | RB0/INT can also be selected as an externa interrupt pin. |
| RB1 | 7 | 8 | I/O | TTL | |
| RB2 | 8 | 9 | I/O | TTL | |
| RB3 | 9 | 10 | I/O | TTL | |
| RB4 | 10 | 11 | I/O | TTL | Interrupt-on-change pin. |
| RB5 | 11 | 12 | I/O | TTL | Interrupt-on-change pin. |
| RB6 | 12 | 13 | I/O | TTL/ST ⁽²⁾ | Interrupt-on-change pin. Serial programming clock |
| RB7 | 13 | 14 | I/O | TTL/ST ⁽²⁾ | Interrupt-on-change pin. Serial programming data. |
| Vss | 5 | 5,6 | Р | | Ground reference for logic and I/O pins. |
| Vdd | 14 | 15,16 | Р | _ | Positive supply for logic and I/O pins. |
| Legend: | O = out — = No | • | I/O = inp I = Input | ut/output | P = power ST = Schmitt Trigger input |

TTL = TTL input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

4.2 Data Memory Organization

The data memory (Figure 4-4, Figure 4-5, Figure 4-6 and Figure 4-7) is partitioned into two banks, which contain the General Purpose Registers and the Special Function Registers. Bank 0 is selected when the RP0 bit is cleared. Bank 1 is selected when the RP0 bit (STATUS <5>) is set. The Special Function Registers are located in the first 32 locations of each bank. Register locations 20-7Fh (Bank0) on the PIC16C620A/CR620A/621A and 20-7Fh (Bank0) and A0-BFh (Bank1) on the PIC16C622 and PIC16C622A are General Purpose Registers implemented as static RAM. Some Special Purpose Registers are mapped in Bank 1.

Addresses F0h-FFh of bank1 are implemented as common ram and mapped back to addresses 70h-7Fh in bank0 on the PIC16C620A/621A/622A/CR620A.

4.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 80 x 8 in the PIC16C620/621, 96 x 8 in the PIC16C620A/621A/CR620A and 128 x 8 in the PIC16C622(A). Each is accessed either directly or indirectly through the File Select Register FSR (Section 4.4).

OPTION Register 4.2.2.2

The OPTION register is a readable and writable register, which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0 and the weak pull-ups on PORTB.

| Note: | To achieve a 1:1 prescaler assignment for |
|-------|---|
| | TMR0, assign the prescaler to the WDT |
| | (PSA = 1). |

| | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|---------|--------------------------|--------------------------------|-------------------------------|------------------------------|---------------|-------|-------|-------|
| | RBPU | INTEDG | TOCS | TOSE | PSA | PS2 | PS1 | PS0 |
| | bit 7 | | | | | • | | bit 0 |
| bit 7 | RBPU: PO | RTB Pull-u | p Enable bi | it | | | | |
| | | 3 pull-ups ai 3 pull-ups ai | | y individual | port latch va | alues | | |
| bit 6 | INTEDG: I | nterrupt Edg | e Select bit | - | | | | |
| | | | edge of RB0 edge of RB0 | | | | | |
| bit 5 | TOCS: TMI | R0 Clock Sc | ource Select | bit | | | | |
| | | ion on RA4/ Il instruction | T0CKI pin cycle clock | (CLKOUT) | | | | |
| bit 4 | TOSE: TM | R0 Source E | Edge Select | bit | | | | |
| | | | | ition on RA4 ition on RA4 | | | | |
| bit 3 | PSA: Pres | caler Assigr | iment bit | | - | | | |
| | | | ned to the W ned to the Ti | DT mer0 module | Э | | | |
| bit 2-0 | PS<2:0> : F | Prescaler Ra | ate Select bi | ts | | | | |
| | E | Bit Value T | MR0 Rate | WDT Rate | | | | |
| | - | 0000001 | 1:2 1:4 | 1:1 1:2 | | | | |
| | | 010 011 | 1 : 8 1 : 16 | 1:4 1:8 | | | | |
| | | 100 | 1:32 | 1:16 | | | | |
| | | 101 | 1:64 | 1:32 | | | | |
| | | 110 | 1:128 | 1:64 | | | | |
| | | 111 | 1:256 | 1 : 128 | | | | |


| Legend: | | | |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented | bit, read as '0' |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

7.1 Comparator Configuration

There are eight modes of operation for the comparators. The CMCON register is used to select the mode. Figure 7-1 shows the eight possible modes. The TRISA register controls the data direction of the comparator pins for each mode. If the Comparator

mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Table 12-2.

Note: Comparator interrupts should be disabled during a Comparator mode change otherwise a false interrupt may occur.





7.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise the maximum delay of the comparators should be used (Table 12-2).


7.5 Comparator Outputs

The comparator outputs are read through the CMCON register. These bits are read only. The comparator outputs may also be directly output to the RA3 and RA4 I/O pins. When the CM<2:0> = 110, multiplexors in the output path of the RA3 and RA4 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 7-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/ disable for the RA3 and RA4 pins while in this mode.

- Note 1: When reading the PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
 - 2: Analog levels on any pin that is defined as a digital input may cause the input buffer to consume more current than is specified.

FIGURE 7-3: COMPARATOR OUTPUT BLOCK DIAGRAM



| TABLE 7-1 : | REGISTERS ASSOCIATED WITH COMPARATOR MODULE |
|--------------------|---|
|--------------------|---|

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | Value on All Other RESETS |
|---------|--------|-------|-------|-------|--------|--------|--------|--------|--------|-----------------|---------------------------------|
| 1Fh | CMCON | C2OUT | C10UT | | _ | CIS | CM2 | CM1 | CM0 | 00 0000 | 00 0000 |
| 9Fh | VRCON | VREN | VROE | VRR | | VR3 | VR2 | VR1 | VR0 | 000- 0000 | 000- 0000 |
| 0Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | _ | CMIF | _ | _ | _ | _ | _ | _ | -0 | -0 |
| 8Ch | PIE1 | _ | CMIE | _ | _ | _ | _ | _ | _ | -0 | -0 |
| 85h | TRISA | | | | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 1 1111 | 1 1111 |

Legend: x = unknown, u = unchanged, - = unimplemented, read as "0"

-

TABLE 9-4: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

| Condition | Program Counter | STATUS Register | PCON Register |
|------------------------------------|-----------------------|--------------------|------------------|
| Power-on Reset | 000h | 0001 1xxx | 0x |
| MCLR Reset during normal operation | 000h | 000u uuuu | uu |
| MCLR Reset during SLEEP | 000h | 0001 0uuu | uu |
| WDT Reset | 000h | 0000 uuuu | uu |
| WDT Wake-up | PC + 1 | uuu0 0uuu | uu |
| Brown-out Reset | 000h | 000x xuuu | u0 |
| Interrupt Wake-up from SLEEP | PC + 1 ⁽¹⁾ | uuu1 0uuu | uu |

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and global enable bit, GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC+1.

| Register | Address | Power-on Reset | MCLR Reset during normal operation MCLR Reset during SLEEP WDT Reset Brown-out Reset ⁽¹⁾ | Wake-up from SLEEP through interrupt Wake-up from SLEEP through WDT time-out |
|----------|---------|----------------|--|---|
| W | _ | xxxx xxxx | <u>uuuu</u> uuuu | <u></u> |
| INDF | 00h | | _ | _ |
| TMR0 | 01h | xxxx xxxx | սսսս սսսս | นนนน นนนน |
| PCL | 02h | 0000 0000 | 0000 0000 | PC + 1 ⁽³⁾ |
| STATUS | 03h | 0001 1xxx | 000q quuu ⁽⁴⁾ | uuuq quuu ⁽⁴⁾ |
| FSR | 04h | xxxx xxxx | սսսս սսսս | uuuu uuuu |
| PORTA | 05h | x xxxx | u uuuu | u uuuu |
| PORTB | 06h | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CMCON | 1Fh | 00 0000 | 00 0000 | uu uuuu |
| PCLATH | 0Ah | 0 0000 | 0 0000 | u uuuu |
| INTCON | 0Bh | 0000 000x | 0000 000u | uuuu uqqq ⁽²⁾ |
| PIR1 | 0Ch | -0 | -0 | -q (2,5) |
| OPTION | 81h | 1111 1111 | 1111 1111 | uuuu uuuu |
| TRISA | 85h | 1 1111 | 1 1111 | u uuuu |
| TRISB | 86h | 1111 1111 | 1111 1111 | uuuu uuuu |
| PIE1 | 8Ch | -0 | -0 | -u |
| PCON | 8Eh | 0x | uq ^(1,6) | uu |
| VRCON | 9Fh | 000- 0000 | 000- 0000 | uuu- uuuu |

TABLE 9-5: INITIALIZATION CONDITION FOR REGISTERS

 $\label{eq:legend: u = unchanged, x = unknown, - = unimplemented bit, reads as `0', q = value depends on condition.$

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 9-4 for RESET value for specific condition.

5: If wake-up was due to comparator input changing, then bit 6 = 1. All other interrupts generating a wake-up will cause bit 6 = u.

6: If RESET was due to brown-out, then bit 0 = 0. All other RESETS will cause bit 0 = u.




FIGURE 9-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2





FIGURE 9-10: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)



| TABLE 10-2: PIC16C62X INSTRUCTION SET |
|---------------------------------------|
|---------------------------------------|

| Mnemonic, Operands | | Description | Cycles | 14-Bit Opcode | | | | Status | Notes |
|-----------------------|----------|------------------------------|--------|---------------|------|------|----------|--------|-------|
| | | | | MSb | LSb | | Affected | | |
| BYTE-OR | ENTED I | FILE REGISTER OPERATIONS | | | | | | | |
| ADDWF | f, d | Add W and f | 1 | 00 | 0111 | dfff | ffff | C,DC,Z | 1,2 |
| ANDWF | f, d | AND W with f | 1 | 00 | 0101 | dfff | ffff | Z | 1,2 |
| CLRF | f | Clear f | 1 | 00 | 0001 | lfff | ffff | Z | 2 |
| CLRW | - | Clear W | 1 | 00 | 0001 | 0000 | 0011 | Z | |
| COMF | f, d | Complement f | 1 | 00 | 1001 | dfff | ffff | Z | 1,2 |
| DECF | f, d | Decrement f | 1 | 00 | 0011 | dfff | ffff | Z | 1,2 |
| DECFSZ | f, d | Decrement f, Skip if 0 | 1(2) | 00 | 1011 | dfff | ffff | | 1,2,3 |
| INCF | f, d | Increment f | 1 | 00 | 1010 | dfff | ffff | Z | 1,2 |
| INCFSZ | f, d | Increment f, Skip if 0 | 1(2) | 00 | 1111 | dfff | ffff | | 1,2,3 |
| IORWF | f, d | Inclusive OR W with f | 1 | 00 | 0100 | dfff | ffff | Z | 1,2 |
| MOVF | f, d | Move f | 1 | 00 | 1000 | dfff | ffff | Z | 1,2 |
| MOVWF | f | Move W to f | 1 | 00 | 0000 | lfff | ffff | | |
| NOP | - | No Operation | 1 | 00 | 0000 | 0xx0 | 0000 | | |
| RLF | f, d | Rotate Left f through Carry | 1 | 00 | 1101 | dfff | ffff | С | 1,2 |
| RRF | f, d | Rotate Right f through Carry | 1 | 00 | 1100 | dfff | ffff | С | 1,2 |
| SUBWF | f, d | Subtract W from f | 1 | 00 | 0010 | dfff | ffff | C,DC,Z | 1,2 |
| SWAPF | f, d | Swap nibbles in f | 1 | 00 | 1110 | dfff | ffff | | 1,2 |
| XORWF | f, d | Exclusive OR W with f | 1 | 00 | 0110 | dfff | ffff | Z | 1,2 |
| BIT-ORIEN | NTED FIL | E REGISTER OPERATIONS | | | | | | • | |
| BCF | f, b | Bit Clear f | 1 | 01 | 00bb | bfff | ffff | | 1,2 |
| BSF | f, b | Bit Set f | 1 | 01 | 01bb | bfff | ffff | | 1,2 |
| BTFSC | f, b | Bit Test f, Skip if Clear | 1 (2) | 01 | 10bb | bfff | ffff | | 3 |
| BTFSS | f, b | Bit Test f, Skip if Set | 1 (2) | 01 | 11bb | bfff | ffff | | 3 |
| LITERAL | AND CO | NTROL OPERATIONS | | | | | | | |
| ADDLW | k | Add literal and W | 1 | 11 | 111x | kkkk | kkkk | C,DC,Z | |
| ANDLW | k | AND literal with W | 1 | 11 | 1001 | kkkk | kkkk | Z | |
| CALL | k | Call subroutine | 2 | 10 | 0kkk | kkkk | kkkk | | |
| CLRWDT | - | Clear Watchdog Timer | 1 | 00 | 0000 | 0110 | 0100 | TO,PD | |
| GOTO | k | Go to address | 2 | 10 | 1kkk | kkkk | kkkk | | |
| IORLW | k | Inclusive OR literal with W | 1 | 11 | 1000 | kkkk | kkkk | Z | |
| MOVLW | k | Move literal to W | 1 | 11 | 00xx | kkkk | kkkk | | |
| RETFIE | - | Return from interrupt | 2 | 00 | 0000 | 0000 | 1001 | | |
| RETLW | k | Return with literal in W | 2 | 11 | 01xx | kkkk | kkkk | | |
| RETURN | - | Return from Subroutine | 2 | 00 | 0000 | 0000 | 1000 | | |
| SLEEP | - | Go into Standby mode | 1 | 00 | 0000 | 0110 | 0011 | TO,PD | |
| SUBLW | k | Subtract W from literal | 1 | 11 | 110x | kkkk | kkkk | C,DC,Z | |
| XORLW | k | Exclusive OR literal with W | 1 | 11 | 1010 | kkkk | kkkk | Z | |

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

| CLRW | Clear W | COMF | Complement f |
|--|---|---|---|
| Syntax: | [label] CLRW | Syntax: | [<i>label</i>] COMF f,d |
| Operands: | None | Operands: | $0 \leq f \leq 127$ |
| Operation: | $00h \rightarrow (W)$ | | d ∈ [0,1] |
| | $1 \rightarrow Z$ | Operation: | $(\bar{f}) \rightarrow (dest)$ |
| Status Affected: | Z | Status Affected: | Z |
| Encoding: | 00 0001 0000 0011 | Encoding: | 00 1001 dfff ffff |
| Description: | W register is cleared. Zero bit (Z) is set. | Description: | The contents of register 'f' are complemented. If 'd' is 0, the |
| Words: | 1 | | result is stored in W. If 'd' is 1, the result is stored back in register 'f'. |
| Cycles: | 1 | Words: | 1 |
| Example | CLRW | Cycles: | 1 |
| | Before Instruction | Example | COMF REG1,0 |
| | W = 0x5A After Instruction | Example | Before Instruction |
| | W = 0x00 $Z = 1$ | | REG1 = 0x13 After Instruction REG1 = 0x13 W = 0xEC |
| CLRWDT | Clear Watchdog Timer | | |
| Syntax: | [label] CLRWDT | | |
| -) | | DECF | Decrement f |
| Operands: | None | DECF Syntax: | Decrement f |
| | None 00h → WDT | Syntax: | Decrement f [<i>label</i>] DECF f,d 0 ≤ f ≤ 127 |
| Operands: | None $00h \rightarrow WDT$ $0 \rightarrow \underline{WD}T$ prescaler, | - | [label] DECF f,d |
| Operands: | None 00h → WDT | Syntax: | [<i>label</i>] DECF f,d 0 ≤ f ≤ 127 |
| Operands: | None $00h \rightarrow WDT$ $0 \rightarrow WDT$ prescaler, $1 \rightarrow \overline{TO}$ | Syntax: Operands: | $ \begin{bmatrix} \textit{label} \end{bmatrix} \text{ DECF } f,d \\ 0 \le f \le 127 \\ d \in [0,1] $ |
| Operands: Operation: | None $00h \rightarrow WDT$ $0 \rightarrow WDT \text{ prescaler,}$ $1 \rightarrow \overline{TO}$ $1 \rightarrow \overline{PD}$ | Syntax: Operands: Operation: | $\begin{bmatrix} label \end{bmatrix} DECF f,d$ $0 \le f \le 127$ $d \in [0,1]$ $(f) - 1 \rightarrow (dest)$ |
| Operands: Operation: Status Affected: | None $00h \rightarrow WDT$ $0 \rightarrow WDT \text{ prescaler,}$ $1 \rightarrow \overline{TO}$ $1 \rightarrow PD$ $\overline{TO, PD}$ | Syntax: Operands: Operation: Status Affected: | [<i>label</i>] DECF f,d $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 \rightarrow (dest) Z |
| Operands: Operation: Status Affected: Encoding: | None $00h \rightarrow WDT$ $0 \rightarrow WDT prescaler,$ $1 \rightarrow \overline{TO}$ $1 \rightarrow PD$ \overline{TO}, PD 00 0000 0110 0100 CLRWDT instruction resets the Watchdog Timer. It also resets the pres <u>caler of the</u> WDT. STATUS | Syntax: Operands: Operation: Status Affected: Encoding: | $\begin{bmatrix} label \end{bmatrix} DECF f,d$ $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 \rightarrow (dest) Z $\boxed{00 \qquad 0011 dfff \qquad ffff}$ Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is |
| Operands: Operation: Status Affected: Encoding: Description: | None $\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow PD \\ \hline \overline{TO}, \overline{PD} \\ \hline \hline 00 & 0000 & 0110 & 0100 \\ \hline \\ CLRWDT \text{ instruction resets the} \\ Watchdog Timer. It also resets the \\ prescaler of the WDT. STATUS \\ bits TO and PD are set. \\ \hline \end{array}$ | Syntax: Operands: Operation: Status Affected: Encoding: Description: | $\begin{bmatrix} label \end{bmatrix} DECF f,d$ $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 \rightarrow (dest) Z $\boxed{00 \qquad 0011 \qquad dfff \qquad ffff}$ Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. |
| Operands: Operation: Status Affected: Encoding: Description: Words: | None $\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow \overline{PD} \\ \hline TO, \overline{PD} \\ \hline \hline 00 & 0000 & 0110 & 0100 \\ \hline \\ CLRWDT \text{ instruction resets the} \\ Watchdog Timer. It also resets the \\ prescaler of the WDT. STATUS \\ bits TO and PD are set. \\ 1 \end{array}$ | Syntax: Operands: Operation: Status Affected: Encoding: Description: Words: | $\begin{bmatrix} label \end{bmatrix} DECF f,d$ $0 \le f \le 127$ $d \in [0,1]$ (f) - 1 \rightarrow (dest) Z $\boxed{00 \qquad 0011 dfff \qquad ffff}$ Decrement register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'. 1 |

| SWAPF | Swap Nibbles in f | | | | | | |
|------------------|--|--|--|-------------------|--|--|--|
| Syntax: | [<i>label</i>] SWAPF f,d | | | | | | |
| Operands: | $\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$ | | | | | | |
| Operation: | (f<3:0>) - (f<7:4>) - | | <i>,</i> . | | | | |
| Status Affected: | None | | | | | | |
| Encoding: | 00 | 1110 | dfff | ffff | | | |
| Description: | The upper register 'f 0, the res register. I placed in | " are excl sult is plac If 'd' is 1, | hanged ced in ^v the res | d. If 'd' is W | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Example | SWAPF | REG, | 0 | | | | |
| | Before Instruction | | | | | | |
| | | REG1 | = (| DxA5 | | | |
| | After Inst | ruction | | | | | |
| | | REG1 W | | 0xA5 0x5A | | | |

| TRIS | Load TRIS Register | | | | | | |
|------------------|--|--|--|--|--|--|--|
| Syntax: | [label] TRIS f | | | | | | |
| Operands: | $5 \leq f \leq 7$ | | | | | | |
| Operation: | $(W) \rightarrow TRIS$ register f; | | | | | | |
| Status Affected: | None | | | | | | |
| Encoding: | 00 0000 0110 Offf | | | | | | |
| Description: | The instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them. | | | | | | |
| Words: | 1 | | | | | | |
| Cycles: | 1 | | | | | | |
| Example | | | | | | | |
| | To maintain upward compatibil- ity with future PICmicro [®] prod- ucts, do not use this instruction. | | | | | | |

| XORLW | Exclusive OR Literal with W | | | | | | | |
|---|---|--|--|--|--|--|--|--|
| Syntax: | [<i>label</i> XORLW k] | | | | | | | |
| Operands: | $0 \le k \le 255$ | | | | | | | |
| Operation: | (W) .XOR. $k \rightarrow (W)$ | | | | | | | |
| Status Affected: | Z | | | | | | | |
| Encoding: | 11 1010 kkkk kkkk | | | | | | | |
| Description: | The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register. | | | | | | | |
| Words: | 1 | | | | | | | |
| Cycles: | 1 | | | | | | | |
| Example: | XORLW 0xAF | | | | | | | |
| | Before Instruction | | | | | | | |
| | W = 0xB5 | | | | | | | |
| | After Instruction | | | | | | | |
| | W = 0x1A | | | | | | | |
| | | | | | | | | |
| XORWF | Exclusive OR W with f | | | | | | | |
| Syntax: | | | | | | | | |
| - , | [<i>label</i>] XORWF f,d | | | | | | | |
| Operands: | $\begin{bmatrix} label \end{bmatrix} \text{ XORWF} f,d$ $0 \le f \le 127$ $d \in [0,1]$ | | | | | | | |
| - | $0 \le f \le 127$ | | | | | | | |
| Operands: | $0 \le f \le 127$ $d \in [0,1]$ | | | | | | | |
| Operands: Operation: | $0 \le f \le 127$ $d \in [0,1]$ (W) .XOR. (f) \rightarrow (dest) | | | | | | | |
| Operands: Operation: Status Affected: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \\ (W) . XOR. (f) \rightarrow (dest) \\ Z \end{array}$ | | | | | | | |
| Operands: Operation: Status Affected: Encoding: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \\ (W) . XOR. (f) \rightarrow (dest) \\ Z \\ \hline \hline 00 & 0110 & dfff & ffff \\ \hline Exclusive OR the contents of the \\ W register with register 'f'. If 'd' is \\ 0, the result is stored in the W \\ register. If 'd' is 1, the result is \\ \end{array}$ | | | | | | | |
| Operands: Operation: Status Affected: Encoding: Description: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \\ (W) . XOR. (f) \rightarrow (dest) \\ \hline Z \\ \hline 00 & 0110 & dfff & ffff \\ \hline Exclusive OR the contents of the \\ W register with register 'f'. If 'd' is \\ 0, the result is stored in the W \\ register. If 'd' is 1, the result is \\ stored back in register 'f'. \end{array}$ | | | | | | | |
| Operands: Operation: Status Affected: Encoding: Description: Words: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \\ (W) .XOR. (f) \rightarrow (dest) \\ \hline Z \\ \hline 00 & 0110 & dfff & ffff \\ \hline Exclusive OR the contents of the \\ W register with register 'f'. If 'd' is \\ 0, the result is stored in the W \\ register. If 'd' is 1, the result is \\ stored back in register 'f'. \\ 1 \end{array}$ | | | | | | | |
| Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \\ (W) . XOR. (f) \rightarrow (dest) \\ Z \\ \hline \hline 00 & 0110 & dfff & ffff \\ \hline Exclusive OR the contents of the \\ W register with register 'f'. If 'd' is \\ 0, the result is stored in the W \\ register. If 'd' is 1, the result is \\ stored back in register 'f'. \\ 1 \\ 1 \end{array}$ | | | | | | | |
| Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \\ (W) . XOR. (f) \rightarrow (dest) \\ Z \\ \hline 00 & 0110 & dfff & ffff \\ \hline Exclusive OR the contents of the \\ W register with register 'f'. If 'd' is \\ 0, the result is stored in the W \\ register. If 'd' is 1, the result is \\ stored back in register 'f'. \\ 1 \\ 1 \\ XORWF & REG & 1 \\ \end{array}$ | | | | | | | |
| Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: | $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \\ (W) .XOR. (f) \rightarrow (dest) \\ Z \\ \hline 00 & 0110 & dfff & ffff \\ \hline Exclusive OR the contents of the \\ W register with register 'f'. If 'd' is \\ 0, the result is stored in the W \\ register. If 'd' is 1, the result is stored back in register 'f'. \\ 1 \\ 1 \\ XORWF & REG & 1 \\ \hline Before Instruction \\ \hline REG & = & 0xAF \\ \end{array}$ | | | | | | | |
| Operands: Operation: Status Affected: Encoding: Description: Words: Cycles: | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | | | | | | |

NOTES:

11.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

11.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of pre-compiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

11.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command-line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities, and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, time-keeping, and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high level source debugging with the MPLAB IDE.

11.6 MPLAB ASM30 Assembler, Linker, and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

11.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break, or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

11.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

12.3 DC CHARACTERISTICS: PIC16CR62XA-04 (Commercial, Industrial, Extended) PIC16CR62XA-20 (Commercial, Industrial, Extended) PIC16LCR62XA-04 (Commercial, Industrial, Extended)

| PIC16CR62XA-04 PIC16CR62XA-20 | | | | ating te | empera | ature - | $\begin{array}{ll} \mbox{hditions (unless otherwise stated)} \\ 40^{\circ}C &\leq TA \leq +85^{\circ}C \mbox{ for industrial and} \\ 0^{\circ}C &\leq TA \leq +70^{\circ}C \mbox{ for commercial and} \\ 40^{\circ}C &\leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$ |
|----------------------------------|------|---|-------|------------|------------|----------|---|
| PIC16LCR62XA-04 | | | | | | ature - | $\begin{array}{ll} \mbox{ditions (unless otherwise stated)} \\ 40^{\circ}\mbox{C} &\leq T\mbox{Ta} \leq +85^{\circ}\mbox{C} \mbox{ for industrial and} \\ 0^{\circ}\mbox{C} &\leq T\mbox{A} \leq +70^{\circ}\mbox{C} \mbox{ for commercial and} \\ 40^{\circ}\mbox{C} &\leq T\mbox{A} \leq +125^{\circ}\mbox{C} \mbox{ for extended} \end{array}$ |
| Param. No. | Sym | Characteristic | Min | Тур† | Мах | Units | Conditions |
| D001 | Vdd | Supply Voltage | 3.0 | — | 5.5 | V | See Figures 12-7, 12-8, 12-9 |
| D001 | Vdd | Supply Voltage | 2.5 | _ | 5.5 | V | See Figures 12-7, 12-8, 12-9 |
| D002 | Vdr | RAM Data Retention Voltage ⁽¹⁾ | | 1.5* | _ | V | Device in SLEEP mode |
| D002 | Vdr | RAM Data Retention Voltage ⁽¹⁾ | _ | 1.5* | | V | Device in SLEEP mode |
| D003 | VPOR | VDD start voltage to ensure Power-on Reset | | Vss | | V | See section on Power-on Reset for details |
| D003 | VPOR | VDD start voltage to ensure Power-on Reset | — | Vss | _ | V | See section on Power-on Reset for details |
| D004 | SVDD | VDD rise rate to ensure Power-on Reset | 0.05* | — | | V/ms | See section on Power-on Reset for details |
| D004 | SVDD | VDD rise rate to ensure Power-on Reset | 0.05* | — | _ | V/ms | See section on Power-on Reset for details |
| D005 | VBOR | Brown-out Detect Voltage | 3.7 | 4.0 | 4.35 | V | BOREN configuration bit is cleared |
| D005 | VBOR | Brown-out Detect Voltage | 3.7 | 4.0 | 4.35 | V | BOREN configuration bit is cleared |
| D010 | Idd | Supply Current ⁽²⁾ | _ | 1.2 500 | 1.7 900 | mA μA | Fosc = 4 MHz, VDD = 5.5V, WDT disabled, XT mode, (Note 4)* Fosc = 4 MHz, VDD = 3.0V, WDT disabled, XT mode, |
| | | | _ | 1.0 | 2.0 | mA | (Note 4) Fosc = 10 MHz, VDD = 3.0V, WDT disabled, HS mode, (Note 6) |
| | | | — | 4.0 | 7.0 | mA | Fosc = 20 MHz, VDD = 5.5V, WDT disabled*, HS |
| | | | — | 3.0 | 6.0 | mA | mode |
| | | | | 35 | 70 | μA | Fosc = 20 MHz, VDD = 4.5V, WDT disabled, HS mode Fosc = 32 kHz, VDD = 3.0V, WDT disabled, LP mode |
| D010 | IDD | Supply Current ⁽²⁾ | — | 1.2 | 1.7 | mA | Fosc = 4.0 MHz, VDD = 5.5V, WDT disabled, XT mode, (Note 4)* |
| | | | — | 400 | 800 | μA | Fosc = 4.0 MHz, VDD = 2.5V, WDT disabled, XT mode (Note 4) |
| | | | — | 35 | 70 | μA | Fosc = 32 kHz, VDD = 2.5V, WDT disabled, LP mode |

12.9 Timing Diagrams and Specifications

FIGURE 12-12: EXTERNAL CLOCK TIMING




TABLE 12-3: EXTERNAL CLOCK TIMING REQUIREMENTS

| Parameter No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
|------------------|-------|---|------|--------|--------|-------|------------------------------------|
| 1A | Fosc | External CLKIN Frequency ⁽¹⁾ | DC | — | 4 | MHz | XT and RC Osc mode, VDD=5.0V |
| | | | DC | _ | 20 | MHz | HS Osc mode |
| | | | DC | — | 200 | kHz | LP Osc mode |
| | | Oscillator Frequency ⁽¹⁾ | DC | — | 4 | MHz | RC Osc mode, VDD=5.0V |
| | | | 0.1 | — | 4 | MHz | XT Osc mode |
| | | | 1 | — | 20 | MHz | HS Osc mode |
| | | | DC | — | 200 | kHz | LP Osc mode |
| 1 | Tosc | External CLKIN Period ⁽¹⁾ | 250 | — | _ | ns | XT and RC Osc mode |
| | | | 50 | — | — | ns | HS Osc mode |
| | | | 5 | — | — | μs | LP Osc mode |
| | | Oscillator Period ⁽¹⁾ | 250 | — | _ | ns | RC Osc mode |
| | | | 250 | — | 10,000 | ns | XT Osc mode |
| | | | 50 | — | 1,000 | ns | HS Osc mode |
| | | | 5 | — | — | μs | LP Osc mode |
| 2 | TCY | Instruction Cycle Time ⁽¹⁾ | 1.0 | Fosc/4 | DC | μS | Tcys=Fosc/4 |
| 3* | TosL, | External Clock in (OSC1) High or | 100* | — | _ | ns | XT oscillator, Tosc L/H duty cycle |
| | TosH | Low Time | 2* | — | — | μs | LP oscillator, Tosc L/H duty cycle |
| | | | 20* | _ | — | ns | HS oscillator, Tosc L/H duty cycle |
| 4* | TosR, | External Clock in (OSC1) Rise or | 25* | _ | _ | ns | XT oscillator |
| | TosF | Fall Time | 50* | — | — | ns | LP oscillator |
| | | | 15* | — | — | ns | HS oscillator |

2: * These parameters are characterized but not tested.

3: † Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

| Parameter No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
|------------------|--------------|--|------------------------------------|---------|------------|----------|--|
| 10* | TosH2ckL | OSC1↑ to CLKOUT↓ ⁽¹⁾ | | 75 — | 200 400 | ns ns | PIC16C62X(A) PIC16LC62X(A) PIC16CR62XA PIC16LCR62XA |
| 11* | TosH2ck H | OSC1↑ to CLKOUT↑ ⁽¹⁾ | | 75 — | 200 400 | ns ns | PIC16C62X(A) PIC16LC62X(A) PIC16CR62XA PIC16LCR62XA |
| 12* | TckR | CLKOUT rise time ⁽¹⁾ | | 35 — | 100 200 | ns ns | PIC16C62X(A) PIC16LC62X(A) PIC16CR62XA PIC16LCR62XA |
| 13* | TckF | CLKOUT fall time ⁽¹⁾ | | 35 — | 100 200 | ns ns | PIC16C62X(A) PIC16LC62X(A) PIC16CR62XA PIC16LCR62XA |
| 14* | TckL2ioV | CLKOUT ↓ to Port out valid ⁽¹⁾ | _ | — | 20 | ns | |
| 15* | TioV2ckH | Port in valid before CLKOUT ↑ ⁽¹⁾ | Tosc +200 ns Tosc +400 ns | — | | ns ns | PIC16C62X(A) PIC16LC62X(A) PIC16CR62XA PIC16LCR62XA |
| 16* | TckH2iol | Port in hold after CLKOUT ↑ ⁽¹⁾ | 0 | — | | ns | |
| 17* | TosH2ioV | OSC1↑ (Q1 cycle) to Port out valid | | 50 | 150 300 | ns ns | PIC16C62X(A) PIC16LC62X(A) PIC16CR62XA PIC16LCR62XA |
| 18* | TosH2iol | OSC1 [↑] (Q2 cycle) to Port input invalid (I/O in hold time) | 100 200 | _ | | ns ns | PIC16C62X(A) PIC16LC62X(A) PIC16CR62XA PIC16LCR62XA |
| 19* | TioV2osH | Port input valid to OSC1↑ (I/O in setup time) | 0 | — | _ | ns | |
| 20* | TioR | Port output rise time | | 10 — | 40 80 | ns ns | PIC16C62X(A) PIC16LC62X(A) PIC16CR62XA PIC16LCR62XA |
| 21* | TioF | Port output fall time | _ | 10 — | 40 80 | ns ns | PIC16C62X(A) PIC16LC62X(A) PIC16CR62XA PIC16LCR62XA |
| 22* | Tinp | RB0/INT pin high or low time | 25 40 | _ | _ | ns ns | PIC16C62X(A) PIC16LC62X(A) PIC16CR62XA PIC16LCR62XA |
| 23 | Trbp | RB<7:4> change interrupt high or low time | TCY | — | | ns | |

TABLE 12-4: CLKOUT AND I/O TIMING REQUIREMENTS

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape[®] or Microsoft[®] Internet Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available at the following URL:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

Phoenix

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Marketing Support Division Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599 China - Fuzhou Microchip Technology Consulting (Shanghai)

Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060 **China - Shenzhen**

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-82966626

China - Qingdao

Mm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205 India Microchip Technology Inc. India Liaison Office Marketing Support Division Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Microchip Technology (Barbados) Inc., Taiwan Branch 11F-3, No. 207

Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria

Microchip Technology Austria GmbH Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Italy Microchip Technology SRL Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611 Fax: 39-0331-466781 United Kingdom Microchip Ltd 505 Eskdale Road

Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

03/25/03