

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc622at-04e-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		PIC16C620 ⁽³⁾	PIC16C620A ⁽¹⁾⁽⁴⁾	PIC16CR620A ⁽²⁾	PIC16C621 ⁽³⁾	PIC16C621A ⁽¹⁾⁽⁴⁾	PIC16C622 ⁽³⁾	PIC16C622A ⁽¹⁾⁽⁴⁾
Clock	Maximum Frequency of Operation (MHz)	20	40	20	20	40	20	40
Memory	EPROM Program Memory (x14 words)	512	512	512	1K	1K	2K	2K
	Data Memory (bytes)	80	96	96	80	96	128	128
Peripherals	Timer Module(s)	TMR0	TMR0	TMRO	TMR0	TMR0	TMR0	TMR0
	Comparators(s)	2	2	2	2	2	2	2
	Internal Reference Voltage	Yes						
Features	Interrupt Sources	4	4	4	4	4	4	4
	I/O Pins	13	13	13	13	13	13	13
	Voltage Range (Volts)	2.5-6.0	2.7-5.5	2.5-5.5	2.5-6.0	2.7-5.5	2.5-6.0	2.7-5.5
	Brown-out Reset	Yes						
	Packages	18-pin DIP, SOIC; 20-pin SSOP						

TABLE 1-1: PIC16C62X FAMILY OF DEVICES

All PICmicro[®] Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C62X Family devices use serial programming with clock pin RB6 and data pin RB7.

Note 1: If you change from this device to another device, please verify oscillator characteristics in your application.

2: For ROM parts, operation from 2.0V - 2.5V will require the PIC16LCR62XA parts.

3: For OTP parts, operation from 2.5V - 3.0V will require the PIC16LC62X part.

4: For OTP parts, operation from 2.7V - 3.0V will require the PIC16LC62XA part.

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16C62X family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16C62X uses a Harvard architecture, in which, program and data are accessed from separate memories using separate busses. This improves bandwidth over traditional von Neumann architecture, where program and data are fetched from the same memory. Separating program and data memory further allows instructions to be sized differently than 8-bit wide data word. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions (35) execute in a single cycle (200 ns @ 20 MHz) except for program branches.

The PIC16C620(A) and PIC16CR620A address 512 x 14 on-chip program memory. The PIC16C621(A) addresses $1K \times 14$ program memory. The PIC16C622(A) addresses $2K \times 14$ program memory. All program memory is internal.

The PIC16C62X can directly or indirectly address its register files or data memory. All special function registers including the program counter are mapped in the data memory. The PIC16C62X has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any Addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC16C62X simple yet efficient. In addition, the learning curve is reduced significantly.

The PIC16C62X devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register). The other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a Borrow and Digit Borrow out bit, respectively, bit in subtraction. See the SUBLW and SUBWF instructions for examples.

A simplified block diagram is shown in Figure 3-1, with a description of the device pins in Table 3-1.

Name	DIP/SOIC Pin #	SSOP Pin #	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	16	18	I	ST/CMOS	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	17	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin out- puts CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
MCLR/Vpp	4	4	I/P	ST	Master Clear (Reset) input/programming voltage input. This pin is an Active Low Reset to the device.
					PORTA is a bi-directional I/O port.
RA0/AN0	17	19	I/O	ST	Analog comparator input
RA1/AN1	18	20	I/O	ST	Analog comparator input
RA2/AN2/VREF	1	1	I/O	ST	Analog comparator input or VREF output
RA3/AN3	2	2	I/O	ST	Analog comparator input /output
RA4/T0CKI	3	3	I/O	ST	Can be selected to be the clock input to the Timer0 timer/counter or a comparator output. Output is open drain type.
					PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	6	7	I/O	TTL/ST ⁽¹⁾	RB0/INT can also be selected as an external interrupt pin.
RB1	7	8	I/O	TTL	
RB2	8	9	I/O	TTL	
RB3	9	10	I/O	TTL	
RB4	10	11	I/O	TTL	Interrupt-on-change pin.
RB5	11	12	I/O	TTL	Interrupt-on-change pin.
RB6	12	13	I/O	TTL/ST ⁽²⁾	Interrupt-on-change pin. Serial programming clock.
RB7	13	14	I/O	TTL/ST ⁽²⁾	Interrupt-on-change pin. Serial programming data.
Vss	5	5,6	Р	_	Ground reference for logic and I/O pins.
VDD	14	15,16	Р	_	Positive supply for logic and I/O pins.
Legend:	O = out — = No	put t used	I/O = inp	ut/output	P = power ST = Schmitt Trigger input

TABLE 3-1:	PIC16C62X PINOUT DESCRIPTIC)N

TTL = TTL input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

FIGURE 4-6: DATA MEMORY MAP FOR THE PIC16C620A/CR620A/621A

File Address	5		File Address				
00h	INDF ⁽¹⁾	INDF ⁽¹⁾	80h				
01h	TMR0	OPTION	81h				
02h	PCL	PCL	82h				
03h	STATUS	STATUS	83h				
04h	FSR	FSR	84h				
05h	PORTA	TRISA	85h				
06h	PORTB	TRISB	86h				
07h			87h				
08h			88h				
09h			89h				
0Ah	PCLATH	PCLATH	8Ah				
0Bh	INTCON	INTCON	8Bh				
0Ch	PIR1	PIE1	8Ch				
0Dh			8Dh				
0Eh		PCON	8Eh				
0Fh			8Fh				
10h			90h				
11h			91h				
12h			92h				
13h			93h				
14h			94h				
15h			95h				
16h			96h				
17h			97h				
18h			98h				
19h			99h				
1Ah			9Ah				
1Bh			9Bh				
1Ch			9Ch				
1Dh			9Dh				
1Eh			9Eh				
1Fh	CMCON	VRCON	9Fh				
20h	General Purpose Register		A0h				
6Fh							
70h	General		F0h				
7011	Purpose	Accesses					
7Fh	Register	1011-1711	FFh				
	Bank 0	Bank 1					
Unimplemented data memory locations, read as '0'.							
Note 1:	Not a physical re	gister.					

FIGURE 4-7: DATA MEMORY MAP FOR THE PIC16C622A

File Address	;		File Address				
00h	INDF ⁽¹⁾	INDF ⁽¹⁾	80h				
01h	TMR0	OPTION	81h				
02h	PCL	PCL	82h				
03h	STATUS	STATUS	83h				
04h	FSR	FSR	84h				
05h	PORTA	TRISA	85h				
06h	PORTB	TRISB	86h				
07h			87h				
08h			88h				
09h			89h				
0Ah	PCLATH	PCLATH	8Ah				
0Bh	INTCON	INTCON	8Bh				
0Ch	PIR1	PIE1	8Ch				
0Dh			8Dh				
0Eh		PCON	8Eh				
0Fh			8Fh				
10h			90h				
11h			91h				
12h			92h				
13h			93h				
14h			94h				
15h			95h				
16h			96h				
17h			97h				
18h			98h				
19h			99h				
1Ah			9Ah				
1Bh			9Bh				
1Ch			9Ch				
1Dn							
1En	014001		9En				
1Fn	CMCON	VRCON	9Fn				
20h	General	General	A0h				
	Purpose	Purpose					
	Register	Register	BFh				
			C0h				
			0011				
6Fh			– F0h				
70h	General	Accesses					
	Register	70h-7Fh	EEh				
/Fhl	Bank 0	Bank 1					
Unimp	elemented data me	mory locations, re	ead as '0'.				
Note 1: Not a physical register.							

4.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral functions for controlling the desired operation of the device (Table 4-1). These registers are static RAM. The Special Function Registers can be classified into two sets (core and peripheral). The Special Function Registers associated with the "core" functions are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other RESETS ⁽¹⁾
Bank 0											
00h	INDF	Addressin register)	ig this locat	on uses co	ntents of FS	SR to addre	ess data me	mory (not a	a physical	XXXX XXXX	XXXX XXXX
01h	TMR0	Timer0 Mo	odule's Reg	ister						xxxx xxxx	uuuu uuuu
02h	PCL	Program (Counter's (F	PC) Least S	Significant B	yte				0000 0000	0000 0000
03h	STATUS	IRP ⁽²⁾	RP1 ⁽²⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h	FSR	Indirect da	ata memory	address po	ointer					xxxx xxxx	uuuu uuuu
05h	PORTA	—	—	—	RA4	RA3	RA2	RA1	RA0	x 0000	u 0000
06h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
07h-09h	Unimplemented									_	_
0Ah	PCLATH	—	—	—	Write buffe	er for upper	5 bits of pr	ogram coui	nter	0 0000	0 0000
0Bh	INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	—	CMIF	—	—	—	—	—	—	-0	-0
0Dh-1Eh	Unimplemented									_	_
1Fh	CMCON	C2OUT	C10UT	—	—	CIS	CM2	CM1	CM0	00 0000	00 0000
Bank 1											
80h	INDF	Addressin register)	g this locat	ion uses co	ntents of FS	SR to addre	ess data me	mory (not a	a physical	xxxx xxxx	xxxx xxxx
81h	OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h	PCL	Program (Counter's (F	PC) Least S	ignificant B	yte				0000 0000	0000 0000
83h	STATUS	IRP ⁽²⁾	RP1 ⁽²⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h	FSR	Indirect da	ata memory	address po	ointer					xxxx xxxx	uuuu uuuu
85h	TRISA	-	-	—	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111
86h	TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	1111 1111	1111 1111
87h-89h	Unimplemented									_	_
8Ah	PCLATH	-	-	—	Write buffe	er for upper	5 bits of pr	ogram coui	nter	0 0000	0 0000
8Bh	INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	—	CMIE	—	—	—	—	—	—	-0	-0
8Dh	Unimplemented									_	_
8Eh	PCON	_	_	_	_	—	_	POR	BOR	0x	uq
8Fh-9Eh	Unimplemented								-	_	_
9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	000- 0000

TABLE 4-1: SPECIAL REGISTERS FOR THE PIC16C62X

Legend: — = Unimplemented locations read as '0', u = unchanged, x = unknown,

 ${\rm q}$ = value depends on condition, shaded = unimplemented

Note 1: Other (non Power-up) Resets include MCLR Reset, Brown-out Reset and Watchdog Timer Reset during normal operation.

2: IRP & RP1 bits are reserved; always maintain these bits clear.

4.2.2.1 STATUS Register

The STATUS register, shown in Register 4-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000uuluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any STATUS bit. For other instructions not affecting any STATUS bits, see the "Instruction Set Summary".

- Note 1: The IRP and RP1 bits (STATUS<7:6>) are not used by the PIC16C62X and should be programmed as '0'. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
 - 2: The <u>C and DC bits</u> operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 4-1: STATUS REGISTER (ADDRESS 03H OR 83H)

Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x		
IRP	RP1	RP0	TO	PD	Z	DC	С		
bit 7	•						bit 0		
IRP: Regis	ster Bank Sele	ect bit (used	d for indirect	addressing)				
1 = Bank 2	2, 3 (100h - 1F	FFh)							
0 = Bank (The IRP hi), 1 (UUN - FFI it is reserved	n) on the PIC:	16C62X alw	/avs maintai	in this hit cle	ar			
RP<1·0>	Register Banl	C Select hits	s (used for c	lirect addres	sina)				
01 = Bank	1 (80h - FFh)			Joinig)				
00 = Bank	0 (00h - 7Fh))							
Each bank	is 128 bytes.	The RP1 b	oit is reserve	ed on the Pl	C16C62X; a	lways maint	ain this bit		
clear.									
IU: Time-o			tion of at t	I Dinatruati	~~				
1 = Alter p 0 = A WD1	ower-up, сък Г time-out осо	curred		EP Instructi	on				
PD: Power	r-down bit								
1 = After p	ower-up or by	/ the CLRWI	DT instructio	n					
0 = By exe	ecution of the	SLEEP inst	ruction						
Z: Zero bit									
1 = 1 he result of an arithmetic or logic operation is zero									
	suit of an and) instructions)(for borrow)	the polarity		
is reversed)									
1 = A carry-out from the 4th low order bit of the result occurred									
0 = No car	ry-out from th	e 4th low o	rder bit of th	ie result					
C: Carry/b	orrow bit (ADI	DWF, ADDI	W,SUBLW,S	SUBWF instr	uctions)				
1 = A carry	/-out from the	Most Signi	ficant bit of	the result of	ccurred				
0 = No car	ry-out from th	ie Most Sig	nificant dit o		occurrea	مرامل مرما الم			
Note:	complement	of the seco	s reversed. nd operand	For rotate	ON IS EXECUT) instruction	s this bit is		
	loaded with e	ither the high	gh or low or	der bit of the	e source reg	ister.	o, and bit lo		
Legend:									
R = Reada	able bit	VV = VV	ritable bit	U = Unin	nplemented	bit, read as	'0'		
- n = Value	e at POR	'1' = Bi	t is set	'0' = Bit i	s cleared	x = Bit is u	nknown		
	Reserved IRP bit 7 IRP: Regis 1 = Bank 2 0 = Bank 0 The IRP bit RP<1:0>: 01 = Bank 0 RP<1:0>: 01 = Bank 0 Bank 0 RP<1:0>: 01 = Bank 0 RP<1:0>: 01 = Bank 0 RP<1:0>: 0 = Bank 0 I = After p 0 = A WD1 PD: Power 1 = After p 0 = By exee Z: Zero bit 1 = The re 0 = The re DC: Digit c is reversed 1 = A carry 0 = No car C: Carry/b 1 = A carry 0 = No car Note: Legend: R = Reada - n = Value	ReservedReservedIRPRP1bit 7IRP: Register Bank Sele1 = Bank 2, 3 (100h - 1f0 = Bank 0, 1 (00h - FFIThe IRP bit is reservedRP<1:0>: Register Bank01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes.clear.TO: Time-out bit1 = After power-up, CLR0 = A WDT time-out occPD: Power-down bit1 = After power-up or by0 = By execution of theZ: Zero bit1 = The result of an arith0 = The result of an arith0 = The result of an arith0 = No carry-out from the0 = No carry-out from the1 = A carry-out from the0 = No carry-out from the0 = No carry-out from the1 = A carry-out from the0 = No carry-out from the0 = No carry-out from the0 = No carry-out from the1 = A carry out from the1 = A carry out from the<	ReservedRevolR/W-0IRPRP1RP0bit 7IRP: Register Bank Select bit (used1 = Bank 2, 3 (100h - 1FFh)0 = Bank 0, 1 (00h - FFh)The IRP bit is reserved on the PIC? RP<1:0> : Register Bank Select bits01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes. The RP1 bitclear. TO : Time-out bit1 = After power-up, CLRWDT instruct0 = A WDT time-out occurred PD : Power-down bit1 = After power-up or by the CLRWD0 = By execution of the SLEEP inst Z : Zero bit1 = The result of an arithmetic or lo0 = The result of an arithmetic or lo0 = The result of an arithmetic or lo0 = C: Digit carry/borrow bit (ADDWF, is reversed)1 = A carry-out from the 4th low or0 = No carry-out from the Most Signi0 = No carry-out from the Most Signi <td>ReservedR/W-0R-1IRPRP1RP0TObit 7IRP: Register Bank Select bit (used for indirect1 = Bank 2, 3 (100h - 1FFh)0 = Bank 0, 1 (00h - FFh)The IRP bit is reserved on the PIC16C62X; alwRP<1:0>: Register Bank Select bits (used for d)01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes. The RP1 bit is reservedclear.TO: Time-out bit1 = After power-up, CLRWDT instruction, or SLE0 = A WDT time-out occurredPD: Power-down bit1 = After power-up or by the CLRWDT instructio0 = By execution of the SLEEP instructionZ: Zero bit1 = The result of an arithmetic or logic operatio0 = C: Digit carry/borrow bit (ADDWF, ADDLW, SUD)is reversed)1 = A carry-out from the 4th low order bit of the0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-</td> <td>Reserved Revol R-1 R-1 R-1 IRP RP1 RP0 TO PD bit 7 IRP: Register Bank Select bit (used for indirect addressing 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh) The IRP bit is reserved on the PIC16C62X; always maintait RP<1:0>: Register Bank Select bits (used for direct address 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved on the PIC clear. TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction 2: Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF is reversed) 1 = A carry-out from the 4th low order bit of the result occur 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 =</td> <td>Reserved Reserved R/W-0 R-1 R-1 R/W-x IRP RP1 RP0 TO PD Z bit 7 IRP: Register Bank Select bit (used for indirect addressing) 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh) The IRP bit is reserved on the PIC16C62X; always maintain this bit cle RP<1:0>: Register Bank Select bits (used for direct addressing) 01 = Bank 1 (80h - FFh) 0 = Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; a clear. TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction 2: Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 = A carry-out from the 4th low order bit of the result C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the</td> <td>Reserved Reserved R/W-0 R-1 R-1 R/W-x R/W-x IRP RP1 RP0 TO PD Z DC bit 7 IRP: Register Bank Select bit (used for indirect addressing) 1 Bank 2, 3 (100h - 1FFh) 0 Bank 0, 1 (00h - FFh) The IRP bit is reserved on the PIC16C62X; always maintain this bit clear. RP<1:0>: Register Bank Select bits (used for direct addressing) 01 = Bank 1 (80h - FFh) 00 Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; always maintain thicear. TO: Time-out bit 1 After power-up, CLRWDT instruction, or SLEEP instruction 0 0 = A WDT time-out occurred PD: Power-down bit 1 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction 2: Zero bit 1 The result of an arithmetic or logic operation is zero 0 1 = The result of an arithmetic or logic operation is not zero DC DC D: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(for borrow is reversed) 1 A carry-out from the 4th low order bit of the result occurred 0 No carry-out from the Most Significant bit of the result occurred <</td>	ReservedR/W-0R-1IRPRP1RP0TObit 7IRP: Register Bank Select bit (used for indirect1 = Bank 2, 3 (100h - 1FFh)0 = Bank 0, 1 (00h - FFh)The IRP bit is reserved on the PIC16C62X; alwRP<1:0>: Register Bank Select bits (used for d)01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes. The RP1 bit is reservedclear.TO: Time-out bit1 = After power-up, CLRWDT instruction, or SLE0 = A WDT time-out occurredPD: Power-down bit1 = After power-up or by the CLRWDT instructio0 = By execution of the SLEEP instructionZ: Zero bit1 = The result of an arithmetic or logic operatio0 = C: Digit carry/borrow bit (ADDWF, ADDLW, SUD)is reversed)1 = A carry-out from the 4th low order bit of the0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-	Reserved Revol R-1 R-1 R-1 IRP RP1 RP0 TO PD bit 7 IRP: Register Bank Select bit (used for indirect addressing 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh) The IRP bit is reserved on the PIC16C62X; always maintait RP<1:0>: Register Bank Select bits (used for direct address 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved on the PIC clear. TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction 2: Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF is reversed) 1 = A carry-out from the 4th low order bit of the result occur 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 =	Reserved Reserved R/W-0 R-1 R-1 R/W-x IRP RP1 RP0 TO PD Z bit 7 IRP: Register Bank Select bit (used for indirect addressing) 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh) The IRP bit is reserved on the PIC16C62X; always maintain this bit cle RP<1:0>: Register Bank Select bits (used for direct addressing) 01 = Bank 1 (80h - FFh) 0 = Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; a clear. TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction 2: Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 = A carry-out from the 4th low order bit of the result C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 = A carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the	Reserved Reserved R/W-0 R-1 R-1 R/W-x R/W-x IRP RP1 RP0 TO PD Z DC bit 7 IRP: Register Bank Select bit (used for indirect addressing) 1 Bank 2, 3 (100h - 1FFh) 0 Bank 0, 1 (00h - FFh) The IRP bit is reserved on the PIC16C62X; always maintain this bit clear. RP<1:0>: Register Bank Select bits (used for direct addressing) 01 = Bank 1 (80h - FFh) 00 Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; always maintain thicear. TO: Time-out bit 1 After power-up, CLRWDT instruction, or SLEEP instruction 0 0 = A WDT time-out occurred PD: Power-down bit 1 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction 2: Zero bit 1 The result of an arithmetic or logic operation is zero 0 1 = The result of an arithmetic or logic operation is not zero DC DC D: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(for borrow is reversed) 1 A carry-out from the 4th low order bit of the result occurred 0 No carry-out from the Most Significant bit of the result occurred <		

4.2.2.6 PCON Register

The PCON register contains flag bits to differentiate between a Power-on Reset, an external MCLR Reset, WDT Reset or a Brown-out Reset.

Note:	BOR is unknown on Power-on Reset. It
	must then be set by the user and checked
	on subsequent RESETS to see if BOR is
	cleared, indicating a brown-out has
	occurred. The $\overline{\text{BOR}}$ STATUS bit is a "don't
	care" and is not necessarily predictable if
	the brown-out circuit is disabled (by
	programming BODEN bit in the
	Configuration word).

REGISTER 4-6: PCON REGISTER (ADDRESS 8Eh)

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	POR	BOR
bit 7							bit 0

bit 7-2 Unimplemented: Read as '0'

bit 1 **POR**: Power-on Reset STATUS bit

- 1 = No Power-on Reset occurred
- 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 **BOR**: Brown-out Reset STATUS bit

1 = No Brown-out Reset occurred

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

4.4 Indirect Addressing, INDF and FSR Registers

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select Register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-9. However, IRP is not used in the PIC16C62X.

A simple program to clear RAM location 20h-7Fh using indirect addressing is shown in Example 4-1.

EXAN	IPLE 4-	1: INI	DIRECT ADDRESSING
	movlw	0x20	;initialize pointer
	movwf	FSR	;to RAM
NEXT	clrf	INDF	clear INDF register;
	incf	FSR	;inc pointer
	btfss	FSR,7	;all done?
	goto	NEXT	;no clear next
			;yes continue
CONTI	NUE:		

FIGURE 4-9: DIRECT/INDIRECT ADDRESSING PIC16C62X











NOTES:

8.0 **VOLTAGE REFERENCE** MODULE

The Voltage Reference is a 16-tap resistor ladder network that provides a selectable voltage reference. The resistor ladder is segmented to provide two ranges of VREF values and has a power-down function to conserve power when the reference is not being used. The VRCON register controls the operation of the reference as shown in Register 8-1. The block diagram is given in Figure 8-1.

8.1 **Configuring the Voltage Reference**

The Voltage Reference can output 16 distinct voltage levels for each range. The equations used to calculate the output of the Voltage Reference are as follows:

if VRR = 0: VREF = (VDD x 1/4) + (VR<3:0>/32) x VDD

The setting time of the Voltage Reference must be considered when changing the VREF output (Table 12-1). Example 8-1 shows an example of how to configure the Voltage Reference for an output voltage of 1.25V with VDD = 5.0V.

	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0					
	VREN	VROE	Vrr	—	VR3	VR2	VR1	Vr0					
	bit 7 bit												
bit 7	VREN: VREI 1 = VREF C	F Enable ircuit power	ed on										
	0 = VREF C	ircuit powere	ed down, no	IDD drain									
bit 6	VROE: VRE	F Output En	able										
	1 = VREF IS 0 = VREF IS	s output on F s disconnect	cA2 pin ed from RA2	2 pin									
bit 5	VRR: VREF	Range sele	ction	•									
	1 = Low Ra	ange											
hit 1		ange	d oo '0'										
DIC 4	Unimplem	ented: Rea	a as u										
bit 3-0	VR<3:0>: \	/REF value s	election $0 \leq$	VR [3:0] ≤ 1	5								
	when VRR	= 1: VREF =	(VR<3:0>/2	4) * VDD	0) +) /								
	when VRR	= 0: VREF =	1/4 ^ VDD +	(VR<3:0>/ 3	2) ^ VDD								
	Legend:												
	R = Reada	ıble bit	W = W	/ritable bit	U = Unin	nplemented	bit, read as	'0'					
	- n = Value	at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	Inknown					
8-1:	VOLTAGE			K DIAGR	۸M								
			16 \$	Stages									
\sim	Т			/		_							
\rightarrow	-여드 _{8R}	R	R	R	R								
			ΛΛΛ .	۸ ۸ ۸	A A A								

REGISTER 8-1: VRCON REGISTER(ADDRESS 9Fh)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

FIGURE 8-



FIGURE 9-11: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP) Vdd Vdd D R R1 MCLR PIC16C62X С Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down. **2:** < 40 k Ω is recommended to make sure that voltage drop across R does not violate the device's electrical specification. **3:** R1 = 100Ω to 1 k Ω will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin

breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

FIGURE 9-12: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1



- Note 1: This circuit will activate RESET when VDD goes below (Vz + 0.7V) where Vz = Zener voltage.
 - **2:** Internal Brown-out Reset circuitry should be disabled when using this circuit.

FIGURE 9-13: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



3: Resistors should be adjusted for the characteristics of the transistor.

FIGURE 9-14: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 3



This brown-out protection circuit employs Microchip Technology's MCP809 microcontroller supervisor. The MCP8XX and MCP1XX families of supervisors provide push-pull and open collector outputs with both high and low active RESET pins. There are 7 different trip point selections to accommodate 5V and 3V systems.

9.8 Power-Down Mode (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the PD bit in the STATUS register is cleared, the TO bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before SLEEP was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD or VSs with no external circuitry drawing current from the I/O pin and the comparators and VREF should be disabled. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSs for lowest current consumption. The contribution from on chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

Note:	It should be noted that a RESET generated
	by a WDT time-out does not drive MCLR
	pin low.

9.8.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External RESET input on MCLR pin
- 2. Watchdog Timer Wake-up (if WDT was enabled)
- 3. Interrupt from RB0/INT pin, RB Port change, or the Peripheral Interrupt (Comparator).

The first event will cause a device RESET. The two latter events are considered a continuation of program execution. The TO and PD bits in the STATUS register can be used to determine the cause of device RESET. PD bit, which is set on power-up, is cleared when SLEEP is invoked. TO bit is cleared if WDT wake-up occurred.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction after the SLEEP instruction after the instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have an NOP after the SLEEP instruction.

Note: If the global interrupts are disabled (GIE is cleared), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wake-up from SLEEP. The SLEEP instruction is completely executed.

The WDT is cleared when the device wakes up from SLEEP, regardless of the source of wake-up.

Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4	1 Q1	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
			\sim		
CLKOUT(4))/	\/;	\/\	'
INT pin			ı ı ı ı	1 	I
INTE flag	\		I I		
(INTCOŇ<1>)	·∕ -	Interrupt Latend	şy		1
	<u>i</u> <u> </u>	(Note 2)	i	i	· ·
(INTCON<7>)	Processor in	1		<u> </u>	
	SLEEP	1	ı ı	i	I
INSTRUCTION FLOW		1	ı ı ı ı	1	1 1
PC X PC+1	χ PC+2	X PC+2	X PC + 2	(<u>0004h</u>)	0005h
Instruction { Inst(PC) = SLEEP Inst(PC + 1)		Inst(PC + 2)	 	Inst(0004h)	Inst(0005h)
Instruction $\left\{ \begin{array}{cc} Inst(PC - 1) \end{array} \right\}$ SLEEP	1	Inst(PC + 1)	Dummy cycle	Dummy cycle	Inst(0004h)
Note 1: XT, HS or LP Oscillator mode 2: Tost = 1024Tosc (drawing n	e assumed. ot to scale) This o	delay will not be	e there for RC	Osc mode.	

FIGURE 9-18: WAKE-UP FROM SLEEP THROUGH INTERRUPT

3: GIE = '1' assumed. In this case, after wake-up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.

4: CLKOUT is not available in these Osc modes, but shown here for timing reference.

NOTES:





2: The maximum rated speed of the part limits the permissible combinations of voltage and frequency. Please reference the Product Identification System section for the maximum rated speed of the parts.









12.6 DC Characteristics:

PIC16C620A/C621A/C622A-40⁽³⁾ (Commercial) PIC16CR620A-40⁽³⁾ (Commercial)

DC CHARACTERISTICS Power Supply Pins		Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial				
Characteristic	Sym	Min	Тур ⁽¹⁾	Max	Units	Conditions
Supply Voltage	Vdd	4.5	_	5.5	V	HS Option from 20 - 40 MHz
Supply Current ⁽²⁾	IDD	_	5.5 7.7	11.5 16	mA mA	Fosc = 40 MHz, VDD = 4.5V, HS mode Fosc = 40 MHz, VDD = 5.5V, HS mode
HS Oscillator Operating Frequency	Fosc	20	_	40	MHz	OSC1 pin is externally driven, OSC2 pin not connected
Input Low Voltage OSC1	Vi∟	Vss	_	0.2VDD	V	HS mode, OSC1 externally driven
Input High Voltage OSC1	Vih	0.8Vdd	_	Vdd	V	HS mode, OSC1 externally driven

* These parameters are characterized but not tested.

Note 1: Data in the Typical ("Typ") column is based on characterization results at 25°C. This data is for design guidance only and is not tested.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as bus loading, oscillator type, bus rate, internal code execution pattern, and temperature also have an impact on the current consumption.

a) The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to Vss,

T0CKI = VDD, MCLR = VDD; WDT disabled, HS mode with OSC2 not connected.

3: For device operation between DC and 20 MHz. See Table 12-1 and Table 12-2.

12.7 AC Characteristics: PIC16C620A/C621A/C622A-40⁽²⁾ (Commercial) PIC16CR620A-40⁽²⁾ (Commercial)

AC CHARACTERISTICS All Pins Except Power Supply Pir		Standard Operating Conditions (unless otherwise stated)Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial				
Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions	
External CLKIN Frequency	Fosc	20	_	40	MHz	HS mode, OSC1 externally driven
External CLKIN Period	Tosc	25		50	ns	HS mode (40), OSC1 externally driven
Clock in (OSC1) Low or High Time	TosL, TosH	6			ns	HS mode, OSC1 externally driven
Clock in (OSC1) Rise or Fall Time	TosR, TosF	_	—	6.5	ns	HS mode, OSC1 externally driven
OSC1↑ (Q1 cycle) to Port out valid	TosH2IoV	_		100	ns	—
OSC1↑ (Q2 cycle) to Port input invalid (I/O in hold time)	TosH2iol	50	_	—	ns	

Note 1: Data in the Typical ("Typ") column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

2: For device operation between DC and 20 MHz. See Table 12-1 and Table 12-2.









14.0 PACKAGING INFORMATION

18-Lead Ceramic Dual In-line with Window (JW) – 300 mil (CERDIP)



		INCHES*		MILLIMETERS			
Dimension	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		18			18	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.170	.183	.195	4.32	4.64	4.95
Ceramic Package Height	A2	.155	.160	.165	3.94	4.06	4.19
Standoff	A1	.015	.023	.030	0.38	0.57	0.76
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26
Ceramic Pkg. Width	E1	.285	.290	.295	7.24	7.37	7.49
Overall Length	D	.880	.900	.920	22.35	22.86	23.37
Tip to Seating Plane	L	.125	.138	.150	3.18	3.49	3.81
Lead Thickness	С	.008	.010	.012	0.20	0.25	0.30
Upper Lead Width	B1	.050	.055	.060	1.27	1.40	1.52
Lower Lead Width	В	.016	.019	.021	0.41	0.47	0.53
Overall Row Spacing §	eB	.345	.385	.425	8.76	9.78	10.80
Window Width	W1	.130	.140	.150	3.30	3.56	3.81
Window Length	W2	.190	.200	.210	4.83	5.08	5.33

* Controlling Parameter
 § Significant Characteristic
 JEDEC Equivalent: MO-036
 Drawing No. C04-010

18-Lead Plastic Dual In-line (P) – 300 mil (PDIP)



		INCHES*		MILLIMETERS			
Dimension	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		18			18	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.890	.898	.905	22.61	22.80	22.99
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-007