E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | ARM® Cortex®-M4 |
| Core Size | 32-Bit Single-Core |
| Speed | 100MHz |
| Connectivity | CANbus, EBI/EMI, I ² C, IrDA, SD, SPI, UART/USART |
| Peripherals | DMA, I ² S, LVD, POR, PWM, WDT |
| Number of I/O | 56 |
| Program Memory Size | 512KB (512K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 128K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V |
| Data Converters | A/D 27x16b; D/A 1x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 80-LQFP |
| Supplier Device Package | 80-FQFP (12x12) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/pk10n512vlk100 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Terminology and guidelines

| Field | Description | Values |
|-------|-----------------------------|---|
| FFF | Program flash memory size | 32 = 32 KB 64 = 64 KB 128 = 128 KB 256 = 256 KB 512 = 512 KB 1M0 = 1 MB |
| R | Silicon revision | Z = Initial (Blank) = Main A = Revision after main |
| Т | Temperature range (°C) | V = -40 to 105 C = -40 to 85 |
| PP | Package identifier | FM = 32 QFN (5 mm x 5 mm) FT = 48 QFN (7 mm x 7 mm) LF = 48 LQFP (7 mm x 7 mm) LH = 64 LQFP (10 mm x 10 mm) MP = 64 MAPBGA (5 mm x 5 mm) LK = 80 LQFP (12 mm x 12 mm) LL = 100 LQFP (14 mm x 14 mm) MC = 121 MAPBGA (8 mm x 8 mm) LQ = 144 LQFP (20 mm x 20 mm) MD = 144 MAPBGA (13 mm x 13 mm) MJ = 256 MAPBGA (17 mm x 17 mm) |
| СС | Maximum CPU frequency (MHz) | 5 = 50 MHz 7 = 72 MHz 10 = 100 MHz 12 = 120 MHz 15 = 150 MHz |
| N | Packaging type | R = Tape and reel (Blank) = Trays |

2.4 Example

This is an example part number:

MK10DN512ZVMD10

3 Terminology and guidelines

3.1 Definition: Operating requirement

An *operating requirement* is a specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip.

3.4 Definition: Rating

A *rating* is a minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:

- Operating ratings apply during operation of the chip.
- Handling ratings apply when the chip is not powered.

3.4.1 Example

This is an example of an operating rating:

| Symbol | Description | Min. | Max. | Unit |
|-----------------|------------------------------|------|------|------|
| V _{DD} | 1.0 V core supply voltage | -0.3 | 1.2 | V |

3.5 Result of exceeding a rating



Terminology and guidelines



3.7 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip's ratings.
- During normal operation, don't exceed any of the chip's operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

3.8 Definition: Typical value

A *typical value* is a specified value for a technical characteristic that:

- Lies within the range of values specified by the operating behavior
- Given the typical manufacturing process, is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions

Typical values are provided as design guidelines and are neither tested nor guaranteed.

3.8.1 Example 1

This is an example of an operating behavior that includes a typical value:

| Symbol | Description | Min. | Тур. | Max. | Unit |
|-----------------|--|------|------|------|------|
| I _{WP} | Digital I/O weak pullup/pulldown current | 10 | 70 | 130 | μΑ |

3.8.2 Example 2

This is an example of a chart that shows typical values for various voltage and temperature conditions:



3.9 Typical value conditions

Typical values assume you meet the following conditions (or other conditions as specified):

| Symbol | Description | Value | Unit |
|-----------------|----------------------|-------|------|
| T _A | Ambient temperature | 25 | Ο° |
| V _{DD} | 3.3 V supply voltage | 3.3 | V |

5.2.3 Voltage and current operating behaviors

| Symbol | Description | Min. | Max. | Unit | Notes |
|------------------|---|-----------------------|-------|------|-------|
| V _{OH} | Output high voltage — high drive strength | | | | |
| | • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OH} = -9mA | V _{DD} – 0.5 | — | V | |
| | • $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OH}} = -3\text{mA}$ | V _{DD} – 0.5 | _ | V | |
| | Output high voltage — low drive strength | | | | |
| | • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OH} = -2mA | V _{DD} – 0.5 | — | V | |
| | • $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OH}} = -0.6 \text{mA}$ | V _{DD} – 0.5 | _ | V | |
| I _{OHT} | Output high current total for all ports | _ | 100 | mA | |
| V _{OL} | Output low voltage — high drive strength | | | | |
| | • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 9mA | _ | 0.5 | V | |
| | • $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OL}} = 3\text{mA}$ | — | 0.5 | V | |
| | Output low voltage — low drive strength | | | | |
| | • 2.7 V \leq V _{DD} \leq 3.6 V, I _{OL} = 2mA | _ | 0.5 | V | |
| | • $1.71 \text{ V} \le \text{V}_{\text{DD}} \le 2.7 \text{ V}, \text{ I}_{\text{OL}} = 0.6 \text{mA}$ | - | 0.5 | V | |
| I _{OLT} | Output low current total for all ports | _ | 100 | mA | |
| I _{IN} | Input leakage current (per pin) for full temperature range | - | 1 | μA | 1 |
| I _{IN} | Input leakage current (per pin) at 25°C | — | 0.025 | μΑ | 1 |
| I _{OZ} | Hi-Z (off-state) leakage current (per pin) | — | 1 | μA | |
| R _{PU} | Internal pullup resistors | 20 | 50 | kΩ | 2 |
| R _{PD} | Internal pulldown resistors | 20 | 50 | kΩ | 3 |

 Table 4. Voltage and current operating behaviors

1. Measured at VDD=3.6V

2. Measured at V_{DD} supply voltage = V_{DD} min and Vinput = V_{SS}

3. Measured at V_{DD} supply voltage = V_{DD} min and Vinput = V_{DD}

5.2.4 Power mode transition operating behaviors

All specifications except t_{POR} , and VLLSx \rightarrow RUN recovery times in the following table assume this clock configuration:

- CPU and system clocks = 100 MHz
- Bus clock = 50 MHz
- FlexBus clock = 50 MHz
- Flash clock = 25 MHz

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|-----------------------|--|------|------|------|------|-------|
| I _{DD_VLPW} | Very-low-power wait mode current at 3.0 V — all peripheral clocks disabled | — | 0.77 | _ | mA | 8 |
| I _{DD_STOP} | Stop mode current at 3.0 V | | | | mA | |
| | • @ -40 to 25°C | — | 0.74 | 1.41 | mA | |
| | • @ 70°C | — | 2.45 | 11.5 | mA | |
| | • @ 105°C | — | 6.61 | 30 | | |
| I _{DD_VLPS} | Very-low-power stop mode current at 3.0 V | | | | | |
| | • @ –40 to 25°C | _ | 83 | 435 | μA | |
| | • @ 70°C | _ | 425 | 2000 | μA | |
| | • @ 105°C | _ | 1280 | 4000 | μA | |
| I _{DD_LLS} | Low leakage stop mode current at 3.0 V | | | | | 9 |
| | • @40 to 25°C | _ | 4.58 | 19.9 | μA | |
| | • @ 70°C | _ | 30.6 | 105 | μA | |
| | • @ 105°C | _ | 137 | 500 | μA | |
| I _{DD_VLLS3} | Very low-leakage stop mode 3 current at 3.0 V | | | | | 9 |
| | ● @ -40 to 25°C | _ | 3.0 | 23 | μA | |
| | • @ 70°C | _ | 18.6 | 43 | μA | |
| | • @ 105°C | _ | 84.9 | 230 | μA | |
| I _{DD_VLLS2} | Very low-leakage stop mode 2 current at 3.0 V | | | | | |
| | ● @ -40 to 25°C | _ | 2.2 | 5.4 | μA | |
| | • @ 70°C | _ | 9.3 | 35 | μA | |
| | • @ 105°C | _ | 41.4 | 128 | μA | |
| I _{DD_VLLS1} | Very low-leakage stop mode 1 current at 3.0 V | | | | | |
| | • @ –40 to 25°C | _ | 2.1 | 9 | μA | |
| | • @ 70°C | — | 7.6 | 28 | μA | |
| | • @ 105°C | _ | 33.5 | 95.5 | μA | |
| I _{DD_VBAT} | Average current with RTC and 32kHz disabled at 3.0 V | | | | | |
| | • @ -40 to 25°C | _ | 0.19 | 0.22 | uА | |
| | • @ 70°C | _ | 0.49 | 0.64 | uA | |
| | • @ 105°C | _ | 2.2 | 3.2 | μA | |
| | | | | | • | |

Table 6. Power consumption operating behaviors (continued)

Table continues on the next page ...

General

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|----------------------|---|------|------|------|------|-------|
| I _{DD_VBAT} | Average current when CPU is not accessing RTC registers | | | | | 10 |
| | • @ 1.8V | | | | | |
| | • @ -40 to 25°C | _ | 0.57 | 0.67 | μA | |
| | • @ 70°C | — | 0.90 | 1.2 | μA | |
| | • @ 105°C | _ | 2.4 | 3.5 | μA | |
| | • @ 3.0V | | | | | |
| | • @ -40 to 25°C | _ | 0.67 | 0.94 | μA | |
| | • @ 70°C | _ | 1.0 | 1.4 | μA | |
| | • @ 105°C | — | 2.7 | 3.9 | μA | |

Table 6. Power consumption operating behaviors (continued)

- 1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
- 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock . MCG configured for FEI mode. All peripheral clocks disabled.
- 3. 100MHz core and system clock, 50MHz bus and FlexBus clock, and 25MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled.
- 4. Max values are measured with CPU executing DSP instructions.
- 5. 25MHz core and system clock, 25MHz bus clock, and 12.5MHz FlexBus and flash clock. MCG configured for FEI mode.
- 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
- 7. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
- 8. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.
- 9. Data reflects devices with 128 KB of RAM.
- 10. Includes 32kHz oscillator current and RTC operation.

5.2.5.1 Diagram: Typical IDD_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at greater than 50 MHz frequencies.
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFL



Figure 4. Trace data specifications

6.1.2 JTAG electricals

| Table 13. | JTAG limited | voltage range | electricals |
|-----------|--------------|---------------|-------------|
| | | vonage range | cicotiiouis |

| Symbol | Description | Min. | Max. | Unit |
|--------|--|------|------|------|
| | Operating voltage | 2.7 | 3.6 | V |
| J1 | TCLK frequency of operation | | | MHz |
| | Boundary Scan | 0 | 10 | |
| | JTAG and CJTAG | 0 | 25 | |
| | Serial Wire Debug | 0 | 50 | |
| J2 | TCLK cycle period | 1/J1 | _ | ns |
| J3 | TCLK clock pulse width | | | |
| | Boundary Scan | 50 | _ | ns |
| | JTAG and CJTAG | 20 | _ | ns |
| | Serial Wire Debug | 10 | _ | ns |
| J4 | TCLK rise and fall times | _ | 3 | ns |
| J5 | Boundary scan input data setup time to TCLK rise | 20 | — | ns |
| J6 | Boundary scan input data hold time after TCLK rise | 0 | _ | ns |
| J7 | TCLK low to boundary scan output data valid | — | 25 | ns |
| J8 | TCLK low to boundary scan output high-Z | — | 25 | ns |
| J9 | TMS, TDI input data setup time to TCLK rise | 8 | — | ns |
| J10 | TMS, TDI input data hold time after TCLK rise | 1 | — | ns |
| J11 | TCLK low to TDO data valid | — | 17 | ns |
| J12 | TCLK low to TDO high-Z | — | 17 | ns |
| J13 | TRST assert time | 100 | | ns |
| J14 | TRST setup time (negation) to TCLK high | 8 | | ns |

Table 14. JTAG full voltage range electricals

| Symbol | Description | Min. | Max. | Unit |
|--------|-------------------|------|------|------|
| | Operating voltage | 1.71 | 3.6 | V |

Table continues on the next page ...

• 8 MHz (RANGE=01)

• 16 MHz

• 24 MHz

• 32 MHz

mode (HGO=0)

mode (HGO=1)

mode (HGO=0)

mode (HGO=1)

mode (HGO=0)

mode (HGO=0)

mode (HGO=1)

(HGO=1)

(HGO=0)

(HGO=1)

(HGO=0)

(HGO=1)

EXTAL load capacitance

XTAL load capacitance

Feedback resistor — low-frequency, low-power

Feedback resistor — low-frequency, high-gain

Feedback resistor — high-frequency, low-power

Feedback resistor — high-frequency, high-gain

Series resistor - low-frequency, high-gain mode

Series resistor - low-frequency, low-power

Series resistor - high-frequency, low-power

Series resistor — high-frequency, high-gain

Peak-to-peak amplitude of oscillation (oscillator

Peak-to-peak amplitude of oscillation (oscillator

Peak-to-peak amplitude of oscillation (oscillator

Peak-to-peak amplitude of oscillation (oscillator mode) — high-frequency, high-gain mode

mode) — high-frequency, low-power mode

mode) - low-frequency, low-power mode

mode) — low-frequency, high-gain mode

 C_x

 C_v

 R_F

 R_S

V_{pp}⁵

| Table 16. Oscillator DC electrical specifications (continued) | | | | | | | | | |
|---|---|---|-----|---|----|---|--|--|--|
| Symbol | nbol Description Min. Typ. Max. Unit | | | | | | | | |
| IDDOSC | Supply current — high gain mode (HGO=1) | | | | | 1 | | | |
| | • 32 kHz | _ | 25 | _ | μA | | | | |
| | • 4 MHz | _ | 400 | _ | μA | | | | |

500

2.5

3

4

10

1

200

0

0.6

V_{DD}

0.6

 V_{DD}

_

μA

mΑ

mΑ

mΑ

ΜΩ

MO

MΩ

MΩ

kΩ

kΩ

kΩ

kΩ

V

V

V

۷

2.3

2, 3

2, 4

| 1 | $V_{DD}=3.3 V$ | Temperature =25 | °C |
|----|-------------------------|-----------------|----|
| 1. | v _{DD} -0.0 v, | Temperature –20 | U |

2. See crystal or resonator manufacturer's recommendation

- 3. C_x, C_y can be provided by using either the integrated capacitors or by using external components.
- 4. When low power mode is selected, R_F is integrated and must not be attached externally.
- 5. The EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.

6.4.1.2 Flash timing specifications — commands Table 21. Flash command timing specifications

| Symbol | Description | Min. | Тур. | Max. | Unit | Notes |
|-------------------------|---|------|------|------|------|-------|
| | Read 1s Block execution time | | | | | |
| t _{rd1blk256k} | 256 KB program/data flash | _ | _ | 1.7 | ms | |
| t _{rd1sec2k} | Read 1s Section execution time (flash sector) | _ | — | 60 | μs | 1 |
| t _{pgmchk} | Program Check execution time | _ | — | 45 | μs | 1 |
| t _{rdrsrc} | Read Resource execution time | — | — | 30 | μs | 1 |
| t _{pgm4} | Program Longword execution time | _ | 65 | 145 | μs | |
| | Erase Flash Block execution time | | | | | 2 |
| t _{ersblk256k} | 256 KB program/data flash | _ | 122 | 985 | ms | |
| t _{ersscr} | Erase Flash Sector execution time | _ | 14 | 114 | ms | 2 |
| | Program Section execution time | | | | | |
| t _{pgmsec512} | • 512 B flash | _ | 2.4 | _ | ms | |
| t _{pgmsec1k} | • 1 KB flash | _ | 4.7 | _ | ms | |
| t _{pgmsec2k} | • 2 KB flash | _ | 9.3 | — | ms | |
| t _{rd1all} | Read 1s All Blocks execution time | _ | — | 1.8 | ms | |
| t _{rdonce} | Read Once execution time | _ | — | 25 | μs | 1 |
| t _{pgmonce} | Program Once execution time | _ | 65 | _ | μs | |
| t _{ersall} | Erase All Blocks execution time | _ | 250 | 2000 | ms | 2 |
| t _{vfykey} | Verify Backdoor Access Key execution time | _ | — | 30 | μs | 1 |
| | Swap Control execution time | | | | | |
| t _{swapx01} | control code 0x01 | _ | 200 | _ | μs | |
| t _{swapx02} | control code 0x02 | _ | 70 | 150 | μs | |
| t _{swapx04} | control code 0x04 | _ | 70 | 150 | μs | |
| t _{swapx08} | control code 0x08 | | _ | 30 | μs | |

1. Assumes 25 MHz flash clock frequency.

2. Maximum times for erase parameters based on expectations at cycling end-of-life.

6.4.1.3 Flash high voltage current behaviors Table 22. Flash high voltage current behaviors

| Symbol | Description | Min. | Тур. | Max. | Unit |
|---------------------|---|------|------|------|------|
| I _{DD_PGM} | Average current adder during high voltage flash programming operation | — | 2.5 | 6.0 | mA |
| I _{DD_ERS} | Average current adder during high voltage flash erase operation | | 1.5 | 4.0 | mA |

K10 Sub-Family Data Sheet, Rev. 2, 12/2012.





Figure 11. FlexBus write timing diagram

6.5 Security and integrity modules

There are no specifications necessary for the device's security and integrity modules.

6.6 Analog

| Symbol | Description | Conditions | Min. | Typ. ¹ | Max. | Unit | Notes |
|-------------------|----------------|--|--------|-------------------|---------|------|-------|
| C _{rate} | ADC conversion | 16-bit mode | | | | | 5 |
| | rate | No ADC hardware averaging | 37.037 | — | 461.467 | Ksps | |
| | | Continuous conversions enabled, subsequent conversion time | | | | | |

 Table 27.
 16-bit ADC operating conditions (continued)

- Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- 2. DC potential difference.
- 3. This resistance is external to MCU. The analog source resistance must be kept as low as possible to achieve the best results. The results in this data sheet were derived from a system which has < 8 Ω analog source resistance. The R_{AS}/C_{AS} time constant should be kept to < 1ns.
- 4. To use the maximum ADC conversion clock frequency, the ADHSC bit must be set and the ADLPC bit must be clear.
- 5. For guidelines and examples of conversion rate calculation, download the ADC calculator tool



Figure 12. ADC input impedance equivalency diagram

6.6.1.2 16-bit ADC electrical characteristics Table 28. 16-bit ADC characteristics (V_{REFH} = V_{DDA}, V_{REFL} = V_{SSA})

| Symbol | Description | Conditions ¹ | Min. | Typ. ² | Max. | Unit | Notes |
|----------------------|----------------|-------------------------|-------|-------------------|------|------|-------|
| I _{DDA_ADC} | Supply current | | 0.215 | | 1.7 | mA | 3 |

Table continues on the next page ...

| Symbol | Description | Conditions ¹ | Min. | Typ. ² | Max. | Unit | Notes |
|---------------------|------------------------|---|-----------------------------------|-------------------|------|-------|--|
| E _{IL} | Input leakage error | | I _{In} × R _{AS} | | | mV | I _{In} = leakage current (refer to the MCU's voltage and current operating ratings) |
| | Temp sensor slope | Across the full temperature range of the device | | 1.715 | _ | mV/°C | |
| V _{TEMP25} | Temp sensor voltage | 25 °C | _ | 719 | — | mV | |

Table 28. 16-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

- 1. All accuracy numbers assume the ADC is calibrated with V_{REFH} = V_{DDA}
- Typical values assume V_{DDA} = 3.0 V, Temp = 25°C, f_{ADCK} = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
- The ADC supply current depends on the ADC conversion clock speed, conversion rate and the ADLPC bit (low power). For lowest power operation the ADLPC bit must be set, the HSC bit must be clear with 1 MHz ADC conversion clock speed.
- 4. 1 LSB = $(V_{REFH} V_{REFL})/2^N$
- 5. ADC conversion clock < 16 MHz, Max hardware averaging (AVGE = %1, AVGS = %11)
- 6. Input data is 100 Hz sine wave. ADC conversion clock < 12 MHz.
- 7. Input data is 1 kHz sine wave. ADC conversion clock < 12 MHz.







| Symbol | Description | Min. | Тур. | Max. | Unit |
|--------------------|---|-----------------------|------|------|------------------|
| V _H | Analog comparator hysteresis ¹ | | | | |
| | • CR0[HYSTCTR] = 00 | _ | 5 | — | mV |
| | • CR0[HYSTCTR] = 01 | _ | 10 | | mV |
| | • CR0[HYSTCTR] = 10 | _ | 20 | _ | mV |
| | CR0[HYSTCTR] = 11 | _ | 30 | _ | mV |
| V _{CMPOh} | Output high | V _{DD} – 0.5 | | | V |
| V _{CMPOI} | Output low | — | _ | 0.5 | V |
| t _{DHS} | Propagation delay, high-speed mode (EN=1, PMODE=1) | 20 | 50 | 200 | ns |
| t _{DLS} | Propagation delay, low-speed mode (EN=1, PMODE=0) | 80 | 250 | 600 | ns |
| | Analog comparator initialization delay ² | — | _ | 40 | μs |
| I _{DAC6b} | 6-bit DAC current adder (enabled) | — | 7 | _ | μA |
| INL | 6-bit DAC integral non-linearity | -0.5 | — | 0.5 | LSB ³ |
| DNL | 6-bit DAC differential non-linearity | -0.3 | — | 0.3 | LSB |

Table 31. Comparator and 6-bit DAC electrical specifications (continued)

1. Typical hysteresis is measured with input voltage range limited to 0.6 to V_{DD} -0.6V.

2. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to DACEN, VRSEL, PSEL, MSEL, VOSEL) and the comparator output settling to a stable level.

3. 1 LSB = $V_{reference}/64$

Peripheral operating requirements and behaviors



Figure 15. Typical hysteresis vs. Vin level (VDD=3.3V, PMODE=0)

Peripheral operating requirements and behaviors

6.8.1 CAN switching specifications

See General switching specifications.

6.8.2 DSPI switching specifications (limited voltage range)

The DMA Serial Peripheral Interface (DSPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The tables below provide DSPI timing characteristics for classic SPI timing modes. Refer to the DSPI chapter of the Reference Manual for information on the modified transfer formats used for communicating with slower peripheral devices.

| Num | Description | Min. | Max. | Unit | Notes |
|-----|-------------------------------------|-------------------------------|-------------------|------|-------|
| | Operating voltage | 2.7 | 3.6 | V | |
| | Frequency of operation | _ | 25 | MHz | |
| DS1 | DSPI_SCK output cycle time | 2 x t _{BUS} | — | ns | |
| DS2 | DSPI_SCK output high/low time | (t _{SCK} /2) – 2 | $(t_{SCK}/2) + 2$ | ns | |
| DS3 | DSPI_PCSn valid to DSPI_SCK delay | (t _{BUS} x 2) – 2 | — | ns | 1 |
| DS4 | DSPI_SCK to DSPI_PCSn invalid delay | (t _{BUS} x 2) – 2 | _ | ns | 2 |
| DS5 | DSPI_SCK to DSPI_SOUT valid | — | 8 | ns | |
| DS6 | DSPI_SCK to DSPI_SOUT invalid | 0 | _ | ns | |
| DS7 | DSPI_SIN to DSPI_SCK input setup | 14 | _ | ns | |
| DS8 | DSPI_SCK to DSPI_SIN input hold | 0 | _ | ns | |

 Table 38.
 Master mode DSPI timing (limited voltage range)

1. The delay is programmable in SPIx_CTARn[PSSCK] and SPIx_CTARn[CSSCK].

2. The delay is programmable in SPIx_CTARn[PASC] and SPIx_CTARn[ASC].





Peripheral operating requirements and behaviors

| Table 42. | SDHC switching specifications |
|-----------|-------------------------------|
| | (continued) |

| Num | Symbol | Description | Min. | Max. | Unit | | |
|-----|---|----------------------------------|------|------|------|--|--|
| SD6 | t _{OD} | SDHC output delay (output valid) | -5 | 6.5 | ns | | |
| | SDHC input / card inputs SDHC_CMD, SDHC_DAT (reference to SDHC_CLK) | | | | | | |
| SD7 | t _{ISU} | SDHC input setup time | 5 | — | ns | | |
| SD8 | t _{IH} | SDHC input hold time | 0 | — | ns | | |



Figure 23. SDHC timing

6.8.7 I2S/SAI Switching Specifications

This section provides the AC timing for the I2S/SAI module in master mode (clocks are driven) and slave mode (clocks are input). All timing is given for noninverted serial clock polarity (TCR2[BCP] is 0, RCR2[BCP] is 0) and a noninverted frame sync (TCR4[FSP] is 0, RCR4[FSP] is 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the bit clock signal (BCLK) and/or the frame sync (FS) signal shown in the following figures.

6.8.7.1 Normal Run, Wait and Stop mode performance over a limited operating voltage range

This section provides the operating performance over a limited operating voltage for the device in Normal Run, Wait and Stop modes.

Table 47. I2S/SAI master mode timing in VLPR, VLPW, and VLPS modes (full voltage range) (continued)

| Num. | Characteristic | Min. | Max. | Unit |
|------|---|------|------|-------------|
| S1 | I2S_MCLK cycle time | 62.5 | — | ns |
| S2 | I2S_MCLK pulse width high/low | 45% | 55% | MCLK period |
| S3 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (output) | 250 | — | ns |
| S4 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low | 45% | 55% | BCLK period |
| S5 | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output valid | _ | 45 | ns |
| S6 | I2S_TX_BCLK/I2S_RX_BCLK to I2S_TX_FS/ I2S_RX_FS output invalid | 0 | _ | ns |
| S7 | I2S_TX_BCLK to I2S_TXD valid | — | 45 | ns |
| S8 | I2S_TX_BCLK to I2S_TXD invalid | 0 | — | ns |
| S9 | I2S_RXD/I2S_RX_FS input setup before I2S_RX_BCLK | 45 | — | ns |
| S10 | I2S_RXD/I2S_RX_FS input hold after I2S_RX_BCLK | 0 | _ | ns |



Figure 28. I2S/SAI timing — master modes

Table 48. I2S/SAI slave mode timing in VLPR, VLPW, and VLPS modes (full voltage range)

| Num. | Characteristic | Min. | Max. | Unit |
|------|--|------|------|-------------|
| | Operating voltage | 1.71 | 3.6 | V |
| S11 | I2S_TX_BCLK/I2S_RX_BCLK cycle time (input) | 250 | — | ns |
| S12 | I2S_TX_BCLK/I2S_RX_BCLK pulse width high/low (input) | 45% | 55% | MCLK period |

Table continues on the next page ...

K10 Sub-Family Data Sheet, Rev. 2, 12/2012.

Pinout

| 80 LQFP | Pin Name | Default | ALT0 | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|------------|--------------------|--------------------------------------|--------------------------------------|--------------------|-----------|---------------------------------|--------------|---------|-----------------|------|--------|
| 42 | RESET_b | RESET_b | RESET_b | | | | | | | | |
| 43 | PTB0/ LLWU_P5 | ADC0_SE8/ ADC1_SE8/ TSI0_CH0 | ADC0_SE8/ ADC1_SE8/ TSI0_CH0 | PTB0/ LLWU_P5 | 12C0_SCL | FTM1_CH0 | | | FTM1_QD_ PHA | | |
| 44 | PTB1 | ADC0_SE9/ ADC1_SE9/ TSI0_CH6 | ADC0_SE9/ ADC1_SE9/ TSI0_CH6 | PTB1 | I2C0_SDA | FTM1_CH1 | | | FTM1_QD_ PHB | | |
| 45 | PTB2 | ADC0_SE12/ TSI0_CH7 | ADC0_SE12/ TSI0_CH7 | PTB2 | I2C0_SCL | UART0_RTS_b | | | FTM0_FLT3 | | |
| 46 | PTB3 | ADC0_SE13/ TSI0_CH8 | ADC0_SE13/ TSI0_CH8 | PTB3 | I2C0_SDA | UART0_CTS_ b/ UART0_COL_b | | | FTM0_FLT0 | | |
| 47 | PTB10 | ADC1_SE14 | ADC1_SE14 | PTB10 | SPI1_PCS0 | UART3_RX | | FB_AD19 | FTM0_FLT1 | | |
| 48 | PTB11 | ADC1_SE15 | ADC1_SE15 | PTB11 | SPI1_SCK | UART3_TX | | FB_AD18 | FTM0_FLT2 | | |
| 49 | VSS | VSS | VSS | | | | | | | | |
| 50 | VDD | VDD | VDD | | | | | | | | |
| 51 | PTB16 | TSI0_CH9 | TSI0_CH9 | PTB16 | SPI1_SOUT | UART0_RX | | FB_AD17 | EWM_IN | | |
| 52 | PTB17 | TSI0_CH10 | TSI0_CH10 | PTB17 | SPI1_SIN | UART0_TX | | FB_AD16 | EWM_OUT_b | | |
| 53 | PTB18 | TSI0_CH11 | TSI0_CH11 | PTB18 | CAN0_TX | FTM2_CH0 | I2S0_TX_BCLK | FB_AD15 | FTM2_QD_ PHA | | |
| 54 | PTB19 | TSI0_CH12 | TSI0_CH12 | PTB19 | CAN0_RX | FTM2_CH1 | 12S0_TX_FS | FB_OE_b | FTM2_QD_ PHB | | |
| 55 | PTC0 | ADC0_SE14/ TSI0_CH13 | ADC0_SE14/ TSI0_CH13 | PTC0 | SPI0_PCS4 | PDB0_EXTRG | | FB_AD14 | I2S0_TXD1 | | |
| 56 | PTC1/ LLWU_P6 | ADC0_SE15/ TSI0_CH14 | ADC0_SE15/ TSI0_CH14 | PTC1/ LLWU_P6 | SPI0_PCS3 | UART1_RTS_b | FTM0_CH0 | FB_AD13 | I2S0_TXD0 | | |
| 57 | PTC2 | ADC0_SE4b/ CMP1_IN0/ TSI0_CH15 | ADC0_SE4b/ CMP1_IN0/ TSI0_CH15 | PTC2 | SPI0_PCS2 | UART1_CTS_b | FTM0_CH1 | FB_AD12 | 12S0_TX_FS | | |
| 58 | PTC3/ LLWU_P7 | CMP1_IN1 | CMP1_IN1 | PTC3/ LLWU_P7 | SPI0_PCS1 | UART1_RX | FTM0_CH2 | CLKOUT | I2S0_TX_BCLK | | |
| 59 | VSS | VSS | VSS | | | | | | | | |
| 60 | VDD | VDD | VDD | | | | | | | | |
| 61 | PTC4/ LLWU_P8 | DISABLED | | PTC4/ LLWU_P8 | SPI0_PCS0 | UART1_TX | FTM0_CH3 | FB_AD11 | CMP1_OUT | | |
| 62 | PTC5/ LLWU_P9 | DISABLED | | PTC5/ LLWU_P9 | SPI0_SCK | LPTMR0_ALT2 | I2S0_RXD0 | FB_AD10 | CMP0_OUT | | |
| 63 | PTC6/ LLWU_P10 | CMP0_IN0 | CMP0_IN0 | PTC6/ LLWU_P10 | SPI0_SOUT | PDB0_EXTRG | I2S0_RX_BCLK | FB_AD9 | I2S0_MCLK | | |
| 64 | PTC7 | CMP0_IN1 | CMP0_IN1 | PTC7 | SPI0_SIN | | I2S0_RX_FS | FB_AD8 | | | |
| 65 | PTC8 | ADC1_SE4b/ CMP0_IN2 | ADC1_SE4b/ CMP0_IN2 | PTC8 | | | I2S0_MCLK | FB_AD7 | | | |
| 66 | PTC9 | ADC1_SE5b/ CMP0_IN3 | ADC1_SE5b/ CMP0_IN3 | PTC9 | | | I2S0_RX_BCLK | FB_AD6 | FTM2_FLT0 | | |
| 67 | PTC10 | ADC1_SE6b | ADC1_SE6b | PTC10 | I2C1_SCL | | I2S0_RX_FS | FB_AD5 | | | |
| 68 | PTC11/ LLWU_P11 | ADC1_SE7b | ADC1_SE7b | PTC11/ LLWU_P11 | I2C1_SDA | | 12S0_RXD1 | FB_RW_b | | | |

| 80 LQFP | Pin Name | Default | ALTO | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 | EzPort |
|------------|-------------------|-----------|-----------|-------------------|-----------|---------------------------------|----------|--|-----------|------|--------|
| 69 | VSS | VSS | VSS | | | | | | | | |
| 70 | VDD | VDD | VDD | | | | | | | | |
| 71 | PTC16 | DISABLED | | PTC16 | CAN1_RX | UART3_RX | | FB_CS5_b/ FB_TSIZ1/ FB_BE23_16_b | | | |
| 72 | PTC17 | DISABLED | | PTC17 | CAN1_TX | UART3_TX | | FB_CS4_b/ FB_TSIZ0/ FB_BE31_24_b | | | |
| 73 | PTD0/ LLWU_P12 | DISABLED | | PTD0/ LLWU_P12 | SPI0_PCS0 | UART2_RTS_b | | FB_ALE/ FB_CS1_b/ FB_TS_b | | | |
| 74 | PTD1 | ADC0_SE5b | ADC0_SE5b | PTD1 | SPI0_SCK | UART2_CTS_b | | FB_CS0_b | | | |
| 75 | PTD2/ LLWU_P13 | DISABLED | | PTD2/ LLWU_P13 | SPI0_SOUT | UART2_RX | | FB_AD4 | | | |
| 76 | PTD3 | DISABLED | | PTD3 | SPI0_SIN | UART2_TX | | FB_AD3 | | | |
| 77 | PTD4/ LLWU_P14 | DISABLED | | PTD4/ LLWU_P14 | SPI0_PCS1 | UARTO_RTS_b | FTM0_CH4 | FB_AD2 | EWM_IN | | |
| 78 | PTD5 | ADC0_SE6b | ADC0_SE6b | PTD5 | SPI0_PCS2 | UART0_CTS_ b/ UART0_COL_b | FTM0_CH5 | FB_AD1 | EWM_OUT_b | | |
| 79 | PTD6/ LLWU_P15 | ADC0_SE7b | ADC0_SE7b | PTD6/ LLWU_P15 | SPI0_PCS3 | UARTO_RX | FTM0_CH6 | FB_AD0 | FTM0_FLT0 | | |
| 80 | PTD7 | DISABLED | | PTD7 | CMT_IRO | UART0_TX | FTM0_CH7 | | FTM0_FLT1 | | |

8.2 K10 Pinouts

The below figure shows the pinout diagram for the devices supported by this document. Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, see the previous section.

Pinout