E·XFL



Welcome to E-XFL.COM

Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| Product Status | Obsolete |
|---------------------------------|---|
| Core Processor | MPC8xx |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 80MHz |
| Co-Processors/DSP | Communications; CPM |
| RAM Controllers | DRAM |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100Mbps (2) |
| SATA | - |
| USB | USB 2.0 (1) |
| Voltage - I/O | 3.3V |
| Operating Temperature | 0°C ~ 95°C (TA) |
| Security Features | - |
| Package / Case | 256-BBGA |
| Supplier Device Package | 256-PBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/kmpc870zt80 |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- Thirty-two address lines
- Memory controller (eight banks)
 - Contains complete dynamic RAM (DRAM) controller
 - Each bank can be a chip select or \overline{RAS} to support a DRAM bank
 - Up to 30 wait states programmable per memory bank
 - Glueless interface to DRAM, SIMMS, SRAM, EPROMs, Flash EPROMs, and other memory devices
 - DRAM controller programmable to support most size and speed memory interfaces
 - Four \overline{CAS} lines, four \overline{WE} lines, and one \overline{OE} line
 - Boot chip-select available at reset (options for 8-, 16-, or 32-bit memory)
 - Variable block sizes (32 Kbytes–256 Mbytes)
 - Selectable write protection
 - On-chip bus arbitration logic
- General-purpose timers
 - Four 16-bit timers or two 32-bit timers
 - Gate mode can enable/disable counting
 - Interrupt can be masked on reference match and event capture
- Two Fast Ethernet controllers (FEC)—Two 10/100 Mbps Ethernet/IEEE Std. 802.3® CDMA/CS that interface through MII and/or RMII interfaces
- System integration unit (SIU)
 - Bus monitor
 - Software watchdog
 - Periodic interrupt timer (PIT)
 - Clock synthesizer
 - Decrementer and time base
 - Reset controller
 - IEEE 1149.1[™] Std. test access port (JTAG)
- Security engine is optimized to handle all the algorithms associated with IPsec, SSL/TLS, SRTP, IEEE 802.11i® standard, and iSCSI processing. Available on the MPC875, the security engine contains a crypto-channel, a controller, and a set of crypto hardware accelerators (CHAs). The CHAs are:
 - Data encryption standard execution unit (DEU)
 - DES, 3DES
 - Two key (K1, K2, K1) or three key (K1, K2, K3)
 - ECB and CBC modes for both DES and 3DES
 - Advanced encryption standard unit (AESU)
 - Implements the Rijndael symmetric key cipher







Figure 2. MPC870 Block Diagram





3 Maximum Tolerated Ratings

This section provides the maximum tolerated voltage and temperature ranges for the MPC875/MPC870. Table 2 displays the maximum tolerated ratings and Table 3 displays the operating temperatures.

| Rating | Symbol | Value | Unit |
|-----------------------------|--|------------------------|------|
| Supply voltage ¹ | V _{DDL} (core voltage) | -0.3 to 3.4 | V |
| | V _{DDH} (I/O voltage) | –0.3 to 4 | V |
| | V _{DDSYN} | -0.3 to 3.4 | V |
| | Difference between V_{DDL} and V_{DDSYN} | <100 | mV |
| Input voltage ² | V _{in} | $GND-0.3$ to V_{DDH} | V |
| Storage temperature range | T _{stg} | -55 to +150 | °C |

Table 2. Maximum Tolerated Ratings

¹ The power supply of the device must start its ramp from 0.0 V.

² Functional operating conditions are provided with the DC electrical specifications in Table 6. Absolute maximum ratings are stress ratings only; functional operation at the maxima is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage to the device.

Caution: All inputs that tolerate 5 V cannot be more than 2.5 V greater than V_{DDH}. This restriction applies to power up and normal operation (that is, if the MPC875/MPC870 is unpowered, a voltage greater than 2.5 V must not be applied to its inputs).

Figure 3 shows the undershoot and overshoot voltages at the interfaces of the MPC875/MPC870.



Figure 3. Undershoot/Overshoot Voltage for V_{DDH} and V_{DDL}

| Characteristic | Symbol | Min | Мах | Unit |
|--|-----------------|-----|-----|------|
| Output high voltage, $I_{OH} = -2.0$ mA, $V_{DDH} = 3.0$ V (except XTAL and open-drain pins) | V _{OH} | 2.4 | — | V |
| | V _{OL} | _ | 0.5 | V |

Table 6. DC Electrical Specifications (continued)

¹ The difference between V_{DDL} and V_{DDSYN} cannot be more than 100 mV.

- ² The signals PA[0:15], PB[14:31], PC[4:15], PD[3:15], PE(14:31), TDI, TDO, TCK, TRST, TMS, MI1_TXEN, and MII_MDIO are 5-V tolerant. The minimum voltage is still 2.0 V.
- 3 V_{IL}(max) for the I²C interface is 0.8 V rather than the 1.5 V as specified in the I²C standard.
- ⁴ Input capacitance is periodically sampled.
- ⁵ A(0:31), TSIZ0/REG, TSIZ1, D(0:31), IRQ(2:4), IRQ6, RD/WR, BURST, IP_B(0:1), PA(0:4), PA(6:7), PA(10:11), PA15, PB19, PB(23:31), PC(6:7), PC(10:13), PC15, PD8, PE(14:31), MII1_CRS, MII_MDIO, MII1_TXEN, and MII1_COL.
- ⁶ BDIP/GPL_B(5), BR, BG, FRZ/IRQ6, CS(0:7), WE(0:3), BS_A(0:3), GPL_A0/GPL_B0, OE/GPL_A1/GPL_B1, GPL_A(2:3)/GPL_B(2:3)/CS(2:3), UPWAITA/GPL_A4, UPWAITB/GPL_B4, GPL_A5, ALE_A, CE1_A, CE2_A, OP(0:3), and BADDR(28:30).

7 Thermal Calculation and Measurement

For the following discussions, $P_D = (V_{DDL} \times I_{DDL}) + P_{I/O}$, where $P_{I/O}$ is the power dissipation of the I/O drivers.

NOTE

The V_{DDSYN} power dissipation is negligible.

7.1 Estimation with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T_J, in °C can be obtained from the following equation:

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D})$$

where:

 T_A = ambient temperature (°C)

 $R_{\theta JA}$ = package junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in package

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. However, the answer is only an estimate; test cases have demonstrated that errors of a factor of two (in the quantity $T_I - T_A$) are possible.



| | lum Characteristic | | 33 MHz | | 40 MHz | | MHz | 80 MHz | | 11 |
|------|---|-------|--------|-------|--------|-------|-------|--------|-------|------|
| Num | Characteristic | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| B25 | CLKOUT rising edge to \overline{OE} , WE(0:3)/BS_B[0:3] asserted (MAX = 0.00 × B1 + 9.00) | | 9.00 | | 9.00 | | 9.00 | _ | 9.00 | ns |
| B26 | CLKOUT rising edge to \overline{OE} negated (MAX = 0.00 × B1 + 9.00) | 2.00 | 9.00 | 2.00 | 9.00 | 2.00 | 9.00 | 2.00 | 9.00 | ns |
| B27 | A(0:31) and BADDR(28:30) to \overline{CS} asserted GPCM ACS = 10, TRLX = 1 (MIN = 1.25 × B1 - 2.00) | 35.90 | _ | 29.30 | _ | 16.90 | — | 13.60 | — | ns |
| B27a | A(0:31) and BADDR(28:30) to \overline{CS} asserted GPCM ACS = 11, TRLX = 1 (MIN = 1.50 × B1 – 2.00) | 43.50 | _ | 35.50 | _ | 20.70 | — | 16.75 | — | ns |
| B28 | CLKOUT rising edge to $\overline{WE}(0:3)/BS_B[0:3]$ negated GPCM write access CSNT = 0 (MAX = 0.00 × B1 + 9.00) | — | 9.00 | — | 9.00 | — | 9.00 | — | 9.00 | ns |
| B28a | CLKOUT falling edge to $\overline{WE}(0:3)/BS_B[0:3]$ negated GPCM write access TRLX = 0, CSNT = 1, EBDF = 0 (MAX = 0.25 × B1 + 6.80) | 7.60 | 14.30 | 6.30 | 13.00 | 3.80 | 10.50 | 3.13 | 9.93 | ns |
| B28b | CLKOUT falling edge to \overline{CS} negated GPCM write access TRLX = 0, CSNT = 1 ACS = 10 or ACS = 11, EBDF = 0 (MAX = 0.25 × B1 + 6.80) | _ | 14.30 | _ | 13.00 | _ | 10.50 | _ | 9.93 | ns |
| B28c | CLKOUT falling edge to $\overline{WE}(0:3)/BS_B[0:3]$ negated GPCM write access TRLX = 0, CSNT = 1 write access TRLX = 0, CSNT = 1, EBDF = 1 (MAX = 0.375 × B1 + 6.6) | 10.90 | 18.00 | 10.90 | 18.00 | 5.20 | 12.30 | 4.69 | 11.29 | ns |
| B28d | CLKOUT falling edge to \overline{CS} negated GPCM write access TRLX = 0, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 1 (MAX = 0.375 × B1 + 6.6) | _ | 18.00 | _ | 18.00 | _ | 12.30 | _ | 11.30 | ns |
| B29 | $eq:weighted_$ | 5.60 | _ | 4.30 | _ | 1.80 | — | 1.13 | — | ns |
| B29a | $eq:weighted_$ | 13.20 | _ | 10.50 | _ | 5.60 | _ | 4.25 | _ | ns |
| B29b | \overline{CS} negated to D(0:31) High-Z GPCM write access, ACS = 00, TRLX = 0 and CSNT = 0 (MIN = 0.25 × B1 - 2.00) | 5.60 | _ | 4.30 | _ | 1.80 | _ | 1.13 | _ | ns |
| B29c | $\overline{\text{CS}}$ negated to D(0:31) High-Z GPCM write access, TRLX = 0, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 0 (MIN = 0.50 × B1 - 2.00) | 13.20 | _ | 10.50 | _ | 5.60 | _ | 4.25 | _ | ns |

Table 10. Bus Operation Timings (continued)



| Num | Characteristic | 33 | 33 MHz | | MHz | 66 I | MHz | 80 MHz | | l lm it |
|------|--|-------|--------|-------|-------|-------|-------|--------|-------|---------|
| NUM | Characteristic | Min | Max | Min | Max | Min | Мах | Min | Max | Unit |
| B30d | $\overline{WE}(0:3)/BS_B[0:3]$ negated to A(0:31), BADDR(28:30) invalid GPCM write access TRLX = 1, CSNT =1, \overline{CS} negated to A(0:31) invalid GPCM write access TRLX = 1, CSNT = 1, ACS = 10 or 11, EBDF = 1 | 38.67 | _ | 31.38 | | 17.83 | | 14.19 | _ | ns |
| B31 | CLKOUT falling edge to \overline{CS} valid as requested by control bit CST4 in the corresponding word in the UPM (MAX = $0.00 \times B1 + 6.00$) | 1.50 | 6.00 | 1.50 | 6.00 | 1.50 | 6.00 | 1.50 | 6.00 | ns |
| B31a | CLKOUT falling edge to \overline{CS} valid as requested by control bit CST1 in the corresponding word in the UPM (MAX = $0.25 \times B1 + 6.80$) | 7.60 | 14.30 | 6.30 | 13.00 | 3.80 | 10.50 | 3.13 | 10.00 | ns |
| B31b | CLKOUT rising edge to \overline{CS} valid, as requested by control bit CST2 in the corresponding word in the UPM (MAX = $0.00 \times B1 + 8.00$) | 1.50 | 8.00 | 1.50 | 8.00 | 1.50 | 8.00 | 1.50 | 8.00 | ns |
| B31c | CLKOUT rising edge to \overline{CS} valid, as requested by control bit CST3 in the corresponding word in the UPM (MAX = $0.25 \times B1 + 6.30$) | 7.60 | 13.80 | 6.30 | 12.50 | 3.80 | 10.00 | 3.13 | 9.40 | ns |
| B31d | CLKOUT falling edge to \overline{CS} valid as requested by control bit CST1 in the corresponding word in the UPM EBDF = 1 (MAX = 0.375 × B1 + 6.6) | 13.30 | 18.00 | 11.30 | 16.00 | 7.60 | 12.30 | 4.69 | 11.30 | ns |
| B32 | CLKOUT falling edge to $\overline{\text{BS}}$ valid as requested by control bit BST4 in the corresponding word in the UPM (MAX = $0.00 \times \text{B1} + 6.00$) | 1.50 | 6.00 | 1.50 | 6.00 | 1.50 | 6.00 | 1.50 | 6.00 | ns |
| B32a | CLKOUT falling edge to \overline{BS} valid as requested by control bit BST1 in the corresponding word in the UPM, EBDF = 0 (MAX = 0.25 × B1 + 6.80) | 7.60 | 14.30 | 6.30 | 13.00 | 3.80 | 10.50 | 3.13 | 10.00 | ns |
| B32b | CLKOUT rising edge to $\overline{\text{BS}}$ valid, as requested by control bit BST2 in the corresponding word in the UPM (MAX = $0.00 \times \text{B1} + 8.00$) | 1.50 | 8.00 | 1.50 | 8.00 | 1.50 | 8.00 | 1.50 | 8.00 | ns |
| B32c | CLKOUT rising edge to $\overline{\text{BS}}$ valid, as requested by control bit BST3 in the corresponding word in the UPM (MAX = $0.25 \times B1 + 6.80$) | 7.60 | 14.30 | 6.30 | 13.00 | 3.80 | 10.50 | 3.13 | 10.00 | ns |
| B32d | CLKOUT falling edge to $\overline{\text{BS}}$ valid as requested by control bit BST1 in the corresponding word in the UPM, EBDF = 1 (MAX = 0.375 × B1 + 6.60) | 13.30 | 18.00 | 11.30 | 16.00 | 7.60 | 12.30 | 4.49 | 11.30 | ns |
| B33 | CLKOUT falling edge to $\overline{\text{GPL}}$ valid as requested by control bit GxT4 in the corresponding word in the UPM (MAX = $0.00 \times \text{B1} + 6.00$) | 1.50 | 6.00 | 1.50 | 6.00 | 1.50 | 6.00 | 1.50 | 6.00 | ns |

Table 10. Bus Operation Timings (continued)



| | | 33 | MHz | 40 | MHz | 66 I | MHz | 80 1 | ٧Hz | |
|------|---|-------|-------|-------|-------|------|-------|------|-------|------|
| Num | Characteristic | Min | Max | Min | Max | Min | Max | Min | Max | Unit |
| B33a | CLKOUT rising edge to $\overline{\text{GPL}}$ valid as requested by control bit GxT3 in the corresponding word in the UPM (MAX = $0.25 \times B1 + 6.80$) | 7.60 | 14.30 | 6.30 | 13.00 | 3.80 | 10.50 | 3.13 | 10.00 | ns |
| B34 | A(0:31), BADDR(28:30), and D(0:31) to \overline{CS} valid, as requested by control bit CST4 in the corresponding word in the UPM (MIN = $0.25 \times B1 - 2.00$) | 5.60 | _ | 4.30 | _ | 1.80 | _ | 1.13 | _ | ns |
| B34a | A(0:31), BADDR(28:30), and D(0:31) to \overline{CS} valid, as requested by control bit CST1 in the corresponding word in the UPM (MIN = 0.50 × B1 - 2.00) | 13.20 | _ | 10.50 | _ | 5.60 | _ | 4.25 | _ | ns |
| B34b | A(0:31), BADDR(28:30), and D(0:31) to \overline{CS} valid, as requested by CST2 in the corresponding word in UPM (MIN = 0.75 × B1 – 2.00) | 20.70 | _ | 16.70 | _ | 9.40 | _ | 6.80 | _ | ns |
| B35 | A(0:31), BADDR(28:30) to \overline{CS} valid as requested by control bit BST4 in the corresponding word in the UPM (MIN = $0.25 \times B1 - 2.00$) | 5.60 | _ | 4.30 | _ | 1.80 | _ | 1.13 | | ns |
| B35a | A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{BS}}$ valid as requested by BST1 in the corresponding word in the UPM (MIN = 0.50 × B1 - 2.00) | 13.20 | _ | 10.50 | _ | 5.60 | _ | 4.25 | _ | ns |
| B35b | A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{BS}}$ valid as requested by control bit BST2 in the corresponding word in the UPM (MIN = 0.75 × B1 - 2.00) | 20.70 | _ | 16.70 | _ | 9.40 | _ | 7.40 | _ | ns |
| B36 | A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{GPL}}$ valid as requested by control bit GxT4 in the corresponding word in the UPM (MIN = $0.25 \times B1 - 2.00$) | 5.60 | _ | 4.30 | _ | 1.80 | _ | 1.13 | _ | ns |
| B37 | UPWAIT valid to CLKOUT falling edge ⁹ (MIN = $0.00 \times B1 + 6.00$) | 6.00 | — | 6.00 | — | 6.00 | _ | 6.00 | _ | ns |
| B38 | CLKOUT falling edge to UPWAIT valid ⁹ (MIN = $0.00 \times B1 + 1.00$) | 1.00 | — | 1.00 | — | 1.00 | — | 1.00 | _ | ns |
| B39 | $\overline{\text{AS}}$ valid to CLKOUT rising edge ¹⁰ (MIN = 0.00 × B1 + 7.00) | 7.00 | — | 7.00 | — | 7.00 | — | 7.00 | _ | ns |
| B40 | A(0:31), TSIZ(0:1), RD/WR, BURST valid to CLKOUT rising edge (MIN = 0.00 × B1 + 7.00) | 7.00 | — | 7.00 | | 7.00 | — | 7.00 | — | ns |
| B41 | $\overline{\text{TS}}$ valid to CLKOUT rising edge (setup time) (MIN = 0.00 × B1 + 7.00) | 7.00 | — | 7.00 | | 7.00 | | 7.00 | — | ns |

Table 10. Bus Operation Timings (continued)



Figure 11 provides the timing for the input data controlled by the UPM for data beats where DLT3 = 1 in the UPM RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)



Figure 11. Input Data Timing when Controlled by UPM in the Memory Controller and DLT3 = 1

Figure 12 through Figure 15 provide the timing for the external bus read controlled by various GPCM factors.



Figure 12. External Bus Read Timing (GPCM Controlled—ACS = 00)









Figure 14. External Bus Read Timing (GPCM Controlled—TRLX = 0, ACS = 11)





Figure 22 provides the timing for the synchronous external master access controlled by the GPCM.

Figure 22. Synchronous External Master Access Timing (GPCM Handled ACS = 00)

Figure 23 provides the timing for the asynchronous external master memory access controlled by the GPCM.





Figure 24 provides the timing for the asynchronous external master control signals negation.



Figure 24. Asynchronous External Master—Control Signals Negation Timing



Figure 28 provides the PCMCIA access cycle timing for the external bus write.



ngure 20. i olinoira Addess Oydres finning External Ba

Figure 29 provides the PCMCIA \overline{WAIT} signals detection timing.



Figure 29. PCMCIA WAIT Signals Detection Timing



Figure 34 shows the reset timing for the data bus configuration.





Figure 35 provides the reset timing for the data bus weak drive during configuration.





Figure 36 provides the reset timing for the debug port configuration.





12 IEEE 1149.1 Electrical Specifications

Table 16 provides the JTAG timings for the MPC875/MPC870 shown in Figure 37 through Figure 40.

Table 16. JTAG Timing

| Num | Characteristic | All Freq | uencies | Unit |
|-----|--|----------|---------|------|
| Num | Characteristic | Min | Мах | Unit |
| J82 | TCK cycle time | 100.00 | — | ns |
| J83 | TCK clock pulse width measured at 1.5 V | 40.00 | — | ns |
| J84 | TCK rise and fall times | 0.00 | 10.00 | ns |
| J85 | TMS, TDI data setup time | 5.00 | — | ns |
| J86 | TMS, TDI data hold time | 25.00 | — | ns |
| J87 | TCK low to TDO data valid | — | 27.00 | ns |
| J88 | TCK low to TDO data invalid | 0.00 | _ | ns |
| J89 | TCK low to TDO high impedance | — | 20.00 | ns |
| J90 | TRST assert time | 100.00 | — | ns |
| J91 | TRST setup time to TCK low | 40.00 | _ | ns |
| J92 | TCK falling edge to output valid | — | 50.00 | ns |
| J93 | TCK falling edge to output valid out of high impedance | — | 50.00 | ns |
| J94 | TCK falling edge to output high impedance | — | 50.00 | ns |
| J95 | Boundary scan input valid to TCK rising edge | 50.00 | — | ns |
| J96 | TCK rising edge to boundary scan input invalid | 50.00 | _ | ns |



Figure 37. JTAG Test Clock Input Timing



13.3 Baud Rate Generator AC Electrical Specifications

Table 19 provides the baud rate generator timings as shown in Figure 46.

Table 19. Baud Rate Generator Timing

| Num | Characteristic | All Freq | uencies | Unit |
|-----|-------------------------|----------|---------|------|
| | Characteristic | | Мах | Onic |
| 50 | BRGO rise and fall time | _ | 10 | ns |
| 51 | BRGO duty cycle | 40 | 60 | % |
| 52 | BRGO cycle | 40 | — | ns |



Figure 46. Baud Rate Generator Timing Diagram

13.4 Timer AC Electrical Specifications

Table 20 provides the general-purpose timer timings as shown in Figure 47.

| Table | 20. | Timer | Timing |
|-------|-----|-------|--------|
|-------|-----|-------|--------|

| Num | Characteristic | All Freq | Unit | |
|-----|------------------------------|----------|------|------|
| | | Min | Мах | Onic |
| 61 | TIN/TGATE rise and fall time | 10 | — | ns |
| 62 | TIN/TGATE low time | 1 | — | clk |
| 63 | TIN/TGATE high time | 2 | — | clk |
| 64 | TIN/TGATE cycle time | 3 | — | clk |
| 65 | CLKO low to TOUT valid | 3 | 25 | ns |





Figure 47. CPM General-Purpose Timers Timing Diagram

13.5 Serial Interface AC Electrical Specifications

Table 21 provides the serial interface (SI) timings as shown in Figure 48 through Figure 52.

| Num | Characteristic | All Fre | All Frequencies | | | |
|-----|---|---------|-----------------------|------|--|--|
| Num | Characteristic | Min | Мах | Unit | | |
| 70 | L1RCLKB, L1TCLKB frequency (DSC = 0) ^{1, 2} | — | SYNCCLK/2.5 | MHz | | |
| 71 | L1RCLKB, L1TCLKB width low $(DSC = 0)^2$ | P + 10 | _ | ns | | |
| 71a | L1RCLKB, L1TCLKB width high $(DSC = 0)^3$ | P + 10 | — | ns | | |
| 72 | L1TXDB, L1ST1 and L1ST2, L1RQ, L1CLKO rise/fall time | — | 15.00 | ns | | |
| 73 | L1RSYNCB, L1TSYNCB valid to L1CLKB edge (SYNC setup time) | 20.00 | — | ns | | |
| 74 | L1CLKB edge to L1RSYNCB, L1TSYNCB, invalid (SYNC hold time) | 35.00 | — | ns | | |
| 75 | L1RSYNCB, L1TSYNCB rise/fall time | — | 15.00 | ns | | |
| 76 | L1RXDB valid to L1CLKB edge (L1RXDB setup time) | 17.00 | — | ns | | |
| 77 | L1CLKB edge to L1RXDB invalid (L1RXDB hold time) | 13.00 | — | ns | | |
| 78 | L1CLKB edge to L1ST1 and L1ST2 valid ⁴ | 10.00 | 45.00 | ns | | |
| 78A | L1SYNCB valid to L1ST1 and L1ST2 valid | 10.00 | 45.00 | ns | | |
| 79 | L1CLKB edge to L1ST1 and L1ST2 invalid | 10.00 | 45.00 | ns | | |
| 80 | L1CLKB edge to L1TXDB valid | 10.00 | 55.00 | ns | | |
| 80A | L1TSYNCB valid to L1TXDB valid ⁴ | 10.00 | 55.00 | ns | | |
| 81 | L1CLKB edge to L1TXDB high impedance | 0.00 | 42.00 | ns | | |
| 82 | L1RCLKB, L1TCLKB frequency (DSC = 1) | _ | 16.00 or SYNCCLK/2 | MHz | | |
| 83 | L1RCLKB, L1TCLKB width low (DSC = 1) | P + 10 | _ | ns | | |

Table 21. SI Timing











Figure 55. HDLC Bus Timing Diagram

13.7 Ethernet Electrical Specifications

Table 24 provides the Ethernet timings as shown in Figure 56 through Figure 58.

Table 24. Ethernet Timing

| Num | Characteristic | All Freq | uencies | 11:1:4 |
|-------|---|----------|---------|--------|
| Nulli | Characteristic | Min | Мах | Unit |
| 120 | CLSN width high | 40 | _ | ns |
| 121 | RCLK3 rise/fall time | — | 15 | ns |
| 122 | RCLK3 width low | 40 | _ | ns |
| 123 | RCLK3 clock period ¹ | 80 | 120 | ns |
| 124 | RXD3 setup time | 20 | _ | ns |
| 125 | RXD3 hold time | 5 | _ | ns |
| 126 | RENA active delay (from RCLK3 rising edge of the last data bit) | 10 | _ | ns |
| 127 | RENA width low | 100 | _ | ns |
| 128 | TCLK3 rise/fall time | — | 15 | ns |
| 129 | TCLK3 width low | 40 | _ | ns |
| 130 | TCLK3 clock period ¹ | 99 | 101 | ns |
| 131 | TXD3 active delay (from TCLK3 rising edge) | _ | 50 | ns |
| 132 | TXD3 inactive delay (from TCLK3 rising edge) | 6.5 | 50 | ns |
| 133 | TENA active delay (from TCLK3 rising edge) | 10 | 50 | ns |
| 134 | TENA inactive delay (from TCLK3 rising edge) | 10 | 50 | ns |



| Num | Characteristic | All Frequencies | | Unit |
|-----|--|-----------------|-----|------|
| | | Min | Max | Unit |
| 138 | CLKO1 low to SDACK asserted ² | _ | 20 | ns |
| 139 | CLKO1 low to SDACK negated ² | | 20 | ns |

Table 24. Ethernet Timing (continued)

¹ The ratios SYNCCLK/RCLK3 and SYNCCLK/TCLK3 must be greater than or equal to 2/1.

² SDACK is asserted whenever the SDMA writes the incoming frame DA into memory.



Figure 56. Ethernet Collision Timing Diagram



Figure 57. Ethernet Receive Timing Diagram





13.11 I²C AC Electrical Specifications

Table 28 provides the I^2C (SCL < 100 kHz) timings.

| Table 28 | . I ² C | Timing | (SCL < | 100 kHz) |
|----------|--------------------|--------|--------|----------|
|----------|--------------------|--------|--------|----------|

| Num | Characteristic | All Frequencies | | Unit |
|-----|---|-----------------|-----|------|
| | Characteristic | | Мах | |
| 200 | SCL clock frequency (slave) | 0 | 100 | kHz |
| 200 | SCL clock frequency (master) ¹ | 1.5 | 100 | kHz |
| 202 | Bus free time between transmissions | 4.7 | _ | μs |
| 203 | Low period of SCL | 4.7 | _ | μs |
| 204 | High period of SCL | 4.0 | | μs |
| 205 | Start condition setup time | 4.7 | | μs |
| 206 | Start condition hold time | 4.0 | | μs |
| 207 | Data hold time | 0 | | μs |
| 208 | Data setup time | 250 | | ns |
| 209 | SDL/SCL rise time | _ | 1 | μs |



| Name | Pin Number | Туре |
|------------------------------------|------------|---|
| PB30, SPICLK | Т17 | Bidirectional (Optional: open-drain) (5-V tolerant) |
| PB29, SPIMOSI | R17 | Bidirectional (Optional: open-drain) (5-V tolerant) |
| PB28, SPIMISO, BRGO4 | R14 | Bidirectional (Optional: open-drain) (5-V tolerant) |
| PB27, I2CSDA, BRGO1 | N13 | Bidirectional (Optional: open-drain) |
| PB26, I2CSCL, BRGO2 | N12 | Bidirectional (Optional: open-drain) |
| PB25, SMTXD1 | U13 | Bidirectional (Optional: open-drain) (5-V tolerant) |
| PB24, SMRXD1 | T12 | Bidirectional (Optional: open-drain) (5-V tolerant) |
| PB23, SDACK1, SMSYN1 | U12 | Bidirectional (Optional: open-drain) |
| PB19, MII1-RXD3, RTS4 | T11 | Bidirectional (Optional: open-drain) |
| PC15, DREQ0, L1ST1 | R15 | Bidirectional (5-V tolerant) |
| PC13, MII1-TXD3, SDACK1 | U9 | Bidirectional (5-V tolerant) |
| PC12, MII1-TXD2, TOUT1 | T15 | Bidirectional (5-V tolerant) |
| PC11, USBRXP | P12 | Bidirectional |
| PC10, USBRXN, TGATE1 | U11 | Bidirectional |
| PC7, CTS4, L1TSYNCB, USBTXP | Т10 | Bidirectional (5-V tolerant) |
| PC6, CD4, L1RSYNCB, USBTXN | P10 | Bidirectional (5-V tolerant) |
| PD8, RXD4, MII-MDC, RMII-MDC | Т3 | Bidirectional (5-V tolerant) |
| PE31, CLK8, L1TCLKB, MII1-RXCLK | P9 | Bidirectional (Optional: open-drain) |
| PE30, L1RXDB, MII1-RXD2 | R8 | Bidirectional (Optional: open-drain) |

Table 36. Pin Assignments—JEDEC Standard (continued)