# E·XFL



#### Welcome to E-XFL.COM

#### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Obsolete
MPC8xx
1 Core, 32-Bit
80MHz
Communications; CPM
DRAM
No
-
10/100Mbps (2)
-
USB 2.0 (1)
3.3V
0°C ~ 95°C (TA)
-
256-BBGA
256-PBGA (23x23)
https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc870vr80

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



**Bus Signal Timing** 





Figure 19. External Bus Timing (UPM Controlled Signals)





Figure 27 provides the PCMCIA access cycle timing for the external bus read.

Figure 27. PCMCIA Access Cycles Timing External Bus Read



**Bus Signal Timing** 

Figure 28 provides the PCMCIA access cycle timing for the external bus write.



ngure 20. i olinoira Addess Oydres finning External Ba

Figure 29 provides the PCMCIA  $\overline{WAIT}$  signals detection timing.



Figure 29. PCMCIA WAIT Signals Detection Timing



**Bus Signal Timing** 

Table 14 shows the debug port timing for the MPC875/MPC870.

Table 14. Debug Port Timing

Num	Characteristic	All Frequ	uencies	Unit
Nulli	Characteristic	Min	Max	Onit
D61	DSCK cycle time	3 × T <sub>CLOCKOUT</sub>		—
D62	DSCK clock pulse width	$1.25  imes T_{CLOCKOUT}$		—
D63	DSCK rise and fall times	0.00	3.00	ns
D64	DSDI input data setup time	8.00		ns
D65	DSDI data hold time	5.00		ns
D66	DSCK low to DSDO data valid	0.00	15.00	ns
D67	DSCK low to DSDO invalid	0.00	2.00	ns

Figure 32 provides the input timing for the debug port clock.



Figure 32. Debug Port Clock Input Timing

Figure 33 provides the timing for the debug port.



Figure 33. Debug Port Timings



# 12 IEEE 1149.1 Electrical Specifications

Table 16 provides the JTAG timings for the MPC875/MPC870 shown in Figure 37 through Figure 40.

### Table 16. JTAG Timing

Num	Characteristic	All Frequencies		Unit	
Num	Characteristic	Min	Мах	Unit	
J82	TCK cycle time	100.00	—	ns	
J83	TCK clock pulse width measured at 1.5 V	40.00	—	ns	
J84	TCK rise and fall times	0.00	10.00	ns	
J85	TMS, TDI data setup time	5.00	—	ns	
J86	TMS, TDI data hold time	25.00	—	ns	
J87	TCK low to TDO data valid	_	27.00	ns	
J88	TCK low to TDO data invalid	0.00	—	ns	
J89	TCK low to TDO high impedance	_	20.00	ns	
J90	TRST assert time	100.00	_	ns	
J91	TRST setup time to TCK low	40.00	—	ns	
J92	TCK falling edge to output valid	_	50.00	ns	
J93	TCK falling edge to output valid out of high impedance	_	50.00	ns	
J94	TCK falling edge to output high impedance	_	50.00	ns	
J95	Boundary scan input valid to TCK rising edge	50.00	—	ns	
J96	TCK rising edge to boundary scan input invalid	50.00	_	ns	



Figure 37. JTAG Test Clock Input Timing





Figure 43. SDACK Timing Diagram—Peripheral Write, Externally-Generated TA









Num	Characteristic	All Frequencies		Unit
	Characteristic	Min Max	Onit	
138	CLKO1 low to SDACK asserted <sup>2</sup>	_	20	ns
139	CLKO1 low to SDACK negated <sup>2</sup>		20	ns

### Table 24. Ethernet Timing (continued)

<sup>1</sup> The ratios SYNCCLK/RCLK3 and SYNCCLK/TCLK3 must be greater than or equal to 2/1.

<sup>2</sup> SDACK is asserted whenever the SDMA writes the incoming frame DA into memory.



Figure 56. Ethernet Collision Timing Diagram



Figure 57. Ethernet Receive Timing Diagram







2. If RENA is negated before TENA or RENA is not asserted at all during transmit, then the CSL bit is set in the buffer descriptor at the end of the frame transmission.

#### Figure 58. Ethernet Transmit Timing Diagram

### **13.8 SMC Transparent AC Electrical Specifications**

Table 25 provides the SMC transparent timings as shown in Figure 59.

Num	Characteristic	All Frequ	All Frequencies		Unit
Nulli	Characteristic	Min	Мах		
150	SMCLK clock period <sup>1</sup>	100	—	ns	
151	SMCLK width low	50	—	ns	
151A	SMCLK width high	50	—	ns	
152	SMCLK rise/fall time	_	15	ns	
153	SMTXD active delay (from SMCLK falling edge)	10	50	ns	
154	SMRXD/SMSYNC setup time	20	—	ns	
155	RXD1/SMSYNC hold time	5	_	ns	

<sup>1</sup> SYNCCLK must be at least twice as fast as SMCLK.





# **13.9 SPI Master AC Electrical Specifications**

Table 26 provides the SPI master timings as shown in Figure 60 and Figure 61.

### Table 26. SPI Master Timing

Neuro	Characteristic	All Freq	uencies	Unit
Num	Characteristic	Min Max	Мах	
160	Master cycle time	4	1024	t <sub>cyc</sub>
161	Master clock (SCK) high or low time	2	512	t <sub>cyc</sub>
162	Master data setup time (inputs)	15	—	ns
163	Master data hold time (inputs)	0	—	ns
164	Master data valid (after SCK edge)	_	10	ns
165	Master data hold time (outputs)	0	—	ns
166	Rise time output	_	15	ns
167	Fall time output	_	15	ns



Num	Characteristic	All Frequencies		Unit
	Characteristic	Min	Мах	
210	SDL/SCL fall time	—	300	ns
211	Stop condition setup time	4.7	—	μs

### Table 28. I<sup>2</sup>C Timing (SCL < 100 kHz) (continued)

SCL frequency is given by SCL = BRGCLK\_frequency/((BRG register + 3) × pre\_scalar × 2). The ratio SYNCCLK/(BRGCLK/pre\_scalar) must be greater than or equal to 4/1.

### Table 29 provides the $I^2C$ (SCL > 100 kHz) timings.

lable 29.	. I <sup>2</sup> C	Timing	(SCL	>	100	kHz)	)
-----------	--------------------	--------	------	---	-----	------	---

Num	Characteristic	Everencien	All Freq	uencies	l lmit
Num	Characteristic	Expression	Min	Мах	Unit
200	SCL clock frequency (slave)	fSCL	0	BRGCLK/48	Hz
200	SCL clock frequency (master) <sup>1</sup>	fSCL	BRGCLK/16512	BRGCLK/48	Hz
202	Bus free time between transmissions	_	1/(2.2 × fSCL)	_	S
203	Low period of SCL	_	1/(2.2 × fSCL)	_	S
204	High period of SCL	_	1/(2.2 × fSCL)	_	S
205	Start condition setup time	_	1/(2.2 × fSCL)	_	S
206	Start condition hold time	_	1/(2.2 × fSCL)	_	S
207	Data hold time	_	0	_	S
208	Data setup time	_	1/(40 × fSCL)	_	S
209	SDL/SCL rise time	_	—	1/(10 × fSCL)	S
210	SDL/SCL fall time	—	—	$1/(33 \times \text{fSCL})$	S
211	Stop condition setup time	—	1/2(2.2 × fSCL)	_	S

SCL frequency is given by SCL = BRGCLK\_frequency/((BRG register + 3) × pre\_scalar × 2). The ratio SYNCCLK/(BRGCLK/pre\_scalar) must be greater than or equal to 4/1.

Figure 64 shows the  $I^2C$  bus timing.





# 14 USB Electrical Characteristics

This section provides the AC timings for the USB interface.

### 14.1 USB Interface AC Timing Specifications

The USB Port uses the transmit clock on SCC1. Table 30 lists the USB interface timings.

### Table 30. USB Interface AC Timing Specifications

Name	Characteristic	All Freq	Unit	
	Characteristic	Min	Мах	Unit
US1	USBCLK frequency of operation <sup>1</sup> Low speed Full speed	6 48		MHz
US4	USBCLK duty cycle (measured at 1.5 V)	45	55	%

<sup>1</sup> USBCLK accuracy should be ±500 ppm or better. USBCLK may be stopped to conserve power.

# **15 FEC Electrical Characteristics**

This section provides the AC electrical specifications for the Fast Ethernet controller (FEC). Note that the timing specifications for the MII signals are independent of system clock frequency (part speed designation). Also, MII signals use TTL signal levels compatible with devices operating at either 5.0 or 3.3 V.

## 15.1 MII and Reduced MII Receive Signal Timing

The receiver functions correctly up to a MII\_RX\_CLK maximum frequency of 25 MHz + 1%. The reduced MII (RMII) receiver functions correctly up to a RMII\_REFCLK maximum frequency of 50 MHz + 1%. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed the MII\_RX\_CLK frequency -1%.

Table 31 provides information on the MII receive signal timing.

Num	Characteristic	Min	Мах	Unit
M1	MII_RXD[3:0], MII_RX_DV, MII_RX_ER to MII_RX_CLK setup	5		ns
M2	MII_RX_CLK to MII_RXD[3:0], MII_RX_DV, MII_RX_ER hold	5	_	ns
M3	MII_RX_CLK pulse width high	35%	65%	MII_RX_CLK period
M4	MII_RX_CLK pulse width low	35%	65%	MII_RX_CLK period
M1_RMII	RMII_RXD[1:0], RMII_CRS_DV, RMII_RX_ERR to RMII_REFCLK setup	4		ns
M2_RMII	RMII_REFCLK to RMII_RXD[1:0], RMII_CRS_DV, RMII_RX_ERR hold	2		ns

Table 31. MII Receive Signal Timing



Figure 65 shows MII receive signal timing.



Figure 65. MII Receive Signal Timing Diagram

# 15.2 MII and Reduced MII Transmit Signal Timing

The transmitter functions correctly up to a MII\_TX\_CLK maximum frequency of 25 MHz + 1%. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed the MII\_TX\_CLK frequency -1%.

Table 32 provides information on the MII transmit signal timing.

Table 3	2. MII	Transmit	Signal	Timing
---------	--------	----------	--------	--------

Num	Characteristic	Min	Max	Unit
M5	MII_TX_CLK to MII_TXD[3:0], MII_TX_EN, MII_TX_ER invalid	5	_	ns
M6	MII_TX_CLK to MII_TXD[3:0], MII_TX_EN, MII_TX_ER valid	—	25	ns
M7	MII_TX_CLK pulse width high	35%	65%	MII_TX_CLK period
M8	MII_TX_CLK pulse width low	35%	65%	MII_TX_CLK period
M20_RMII	RMII_TXD[1:0], RMII_TX_EN to RMII_REFCLK setup	4	_	ns
M21_RMII	RMII_TXD[1:0], RMII_TX_EN data hold from RMII_REFCLK rising edge	2	_	ns



Figure 66 shows the MII transmit signal timing diagram.



Figure 66. MII Transmit Signal Timing Diagram

# 15.3 MII Async Inputs Signal Timing (MII\_CRS, MII\_COL)

Table 33 provides information on the MII async inputs signal timing.

### Table 33. MII Async Inputs Signal Timing

Num	Characteristic	Min	Max	Unit
M9	MII_CRS, MII_COL minimum pulse width	1.5		MII_TX_CLK period

Figure 67 shows the MII asynchronous inputs signal timing diagram.



Figure 67. MII Async Inputs Timing Diagram

# 15.4 MII Serial Management Channel Timing (MII\_MDIO, MII\_MDC)

Table 34 provides information on the MII serial management channel signal timing. The FEC functions correctly with a maximum MDC frequency in excess of 2.5 MHz.

Table 34.	MII	Serial	Management	Channel	Timing
-----------	-----	--------	------------	---------	--------

Num	Characteristic	Min	Мах	Unit
M10	MII_MDC falling edge to MII_MDIO output invalid (minimum propagation delay)	0	_	ns
M11	MII_MDC falling edge to MII_MDIO output valid (max prop delay)		25	ns
M12	MII_MDIO (input) to MII_MDC rising edge setup	10	—	ns
M13	MII_MDIO (input) to MII_MDC rising edge hold	0	—	ns
M14	MII_MDC pulse width high	40%	60%	MII_MDC period
M15	MII_MDC pulse width low	40%	60%	MII_MDC period

#### MPC875/MPC870 PowerQUICC™ Hardware Specifications, Rev. 4



# **16 Mechanical Data and Ordering Information**

Table 35 identifies the packages and operating frequencies available for the MPC875/MPC870.

Package Type	Temperature (T <sub>J</sub> )	Frequency (MHz)	Order Number
Plastic ball grid array ZT suffix—Leaded VR suffix—Lead-Free are available as needed	0°C to 95°C	66	KMPC875ZT66 KMPC870ZT66 MPC875ZT66 MPC870ZT66
		80	KMPC875ZT80 KMPC870ZT80 MPC875ZT80 MPC870ZT80
		133	KMPC875ZT133 KMPC870ZT133 MPC875ZT133 MPC870ZT133
Plastic ball grid array CZT suffix—Leaded CVR suffix—Lead-Free are available as needed	-40°C to 100°C	66	KMPC875CZT66 KMPC870CZT66 MPC875CZT66 MPC870CZT66
		133	KMPC875CZT133 KMPC870CZT133 MPC875CZT133 MPC870CZT133

### Table 35. Available MPC875/MPC870 Packages/Frequencies

MPC875/MPC870 PowerQUICC™ Hardware Specifications, Rev. 4



Name	Pin Number	Туре
PB30, SPICLK	Т17	Bidirectional (Optional: open-drain) (5-V tolerant)
PB29, SPIMOSI	R17	Bidirectional (Optional: open-drain) (5-V tolerant)
PB28, SPIMISO, BRGO4	R14	Bidirectional (Optional: open-drain) (5-V tolerant)
PB27, I2CSDA, BRGO1	N13	Bidirectional (Optional: open-drain)
PB26, I2CSCL, BRGO2	N12	Bidirectional (Optional: open-drain)
PB25, SMTXD1	U13	Bidirectional (Optional: open-drain) (5-V tolerant)
PB24, SMRXD1	T12	Bidirectional (Optional: open-drain) (5-V tolerant)
PB23, SDACK1, SMSYN1	U12	Bidirectional (Optional: open-drain)
PB19, MII1-RXD3, RTS4	T11	Bidirectional (Optional: open-drain)
PC15, DREQ0, L1ST1	R15	Bidirectional (5-V tolerant)
PC13, MII1-TXD3, SDACK1	U9	Bidirectional (5-V tolerant)
PC12, MII1-TXD2, TOUT1	T15	Bidirectional (5-V tolerant)
PC11, USBRXP	P12	Bidirectional
PC10, USBRXN, TGATE1	U11	Bidirectional
PC7, CTS4, L1TSYNCB, USBTXP	Т10	Bidirectional (5-V tolerant)
PC6, CD4, L1RSYNCB, USBTXN	P10	Bidirectional (5-V tolerant)
PD8, RXD4, MII-MDC, RMII-MDC	Т3	Bidirectional (5-V tolerant)
PE31, CLK8, L1TCLKB, MII1-RXCLK	P9	Bidirectional (Optional: open-drain)
PE30, L1RXDB, MII1-RXD2	R8	Bidirectional (Optional: open-drain)

### Table 36. Pin Assignments—JEDEC Standard (continued)



**Document Revision History** 

# **17 Document Revision History**

Table 37 lists significant changes between revisions of this hardware specification.

### Table 37. Document Revision History

Revision Number	Date	Changes
0	2/2003	Initial release.
0.1	3/2003	Took out the time-slot assigner and changed the SCC for SCC3 to SCC4.
0.2	5/2003	Changed the package drawing, removed all references to Data Parity. Changed the SPI Master Timing Specs. 162 and 164. Added the RMII and USB timing. Added the 80-MHz timing.
0.3	5/2003	Made sure the pin types were correct. Changed the Features list to agree with the MPC885.
0.4	5/2003	Corrected the signals that had overlines on them. Made corrections on two pins that were typos.
0.5	5/2003	Changed the pin descriptions for PD8 and PD9.
0.6	5/2003	Changed a few typos. Put back the $I^2C$ . Put in the new reset configuration, corrected the USB timing.
0.7	6/2003	Changed the pin descriptions per the June 22 spec, removed Utopia from the pin descriptions, changed PADIR, PBDIR, PCDIR and PDDIR to be 0 in the Mandatory Reset Config.
0.8	8/2003	Added the reference to USB 2.0 to the Features list and removed 1.1 from USB on the block diagrams.
0.9	8/2003	Changed the USB description to full-/low-speed compatible.
1.0	9/2003	Added the DSP information in the Features list. Put a new sentence under Mechanical Dimensions. Fixed table formatting. Nontechnical edits. Released to the external web.
1.1	10/2003	Added TDMb to the MPC875 Features list, the MPC875 Block Diagram, added 13.5 Serial Interface AC Electrical Specifications, and removed TDMa from the pin descriptions.
2.0	12/2003	Changed DBGC in the Mandatory Reset Configuration to X1. Changed the maximum operating frequency to 133 MHz. Put the timing in the 80 MHz column. Put in the orderable part numbers. Rounded the timings to hundredths in the 80 MHz column. Put the pin numbers in footnotes by the maximum currents in Table 6. Changed 22 and 41 in the Timing. Put TBD in the Thermal table.

MPC875/MPC870 PowerQUICC<sup>™</sup> Hardware Specifications, Rev. 4



Revision Number	Date	Changes
3.0	1/07/2004 7/19/2004	<ul> <li>Added sentence to Spec B1A about EXTCLK and CLKOUT being in alignment for integer values.</li> <li>Added a footnote to Spec 41 specifying that EDM = 1.</li> <li>Added the thermal numbers to Table 4.</li> <li>Added RMII1_EN under M1II_EN in Table 36, Pin Assignments.</li> <li>Added a table footnote to Table 6, DC Electrical Specifications, about meeting the V<sub>IL</sub> Max of the I<sup>2</sup>C Standard.</li> <li>Put the new part numbers in the Ordering Information Section.</li> </ul>
4	08/2007	<ul> <li>Updated template.</li> <li>On page 1, updated first paragraph and added a second paragraph.</li> <li>After Table 2, inserted a new figure showing the undershoot/overshoot voltage (Figure 3) and renumbered the rest of the figures.</li> <li>In Table 10, for reset timings B29f and B29g added footnote indicating that the formula only applies to bus operation up to 50 MHz.</li> <li>In Figure 5, changed all reference voltage measurement points from 0.2 and 0.8 V to 50% level.</li> <li>In Table 18, changed num 46 description to read, "TA assertion to rising edge"</li> </ul>



**Document Revision History** 

### THIS PAGE INTENTIONALLY LEFT BLANK

#### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 +1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. IEEE 802.3, 802.11i, and 1149.1 are trademarks or registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2003-2007. All rights reserved.

Document Number: MPC875EC Rev. 4 08/2007



