

Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	MPC8xx
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	66MHz
Co-Processors/DSP	Communications; CPM, Security; SEC
RAM Controllers	DRAM
Graphics Acceleration	No
Display & Interface Controllers	-
Ethernet	10Mbps (1), 10/100Mbps (2)
SATA	-
USB	USB 2.0 (1)
Voltage - I/O	3.3V
Operating Temperature	0°C ~ 95°C (TA)
Security Features	Cryptography
Package / Case	256-BBGA
Supplier Device Package	256-PBGA (23x23)
Purchase URL	<a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc875vr66">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mpc875vr66</a>

# 1 Overview

The MPC875/MPC870 is a versatile single-chip integrated microprocessor and peripheral combination that can be used in a variety of controller applications and communications and networking systems. The MPC875/MPC870 provides enhanced ATM functionality over that of other ATM-enabled members of the MPC860 family.

Table 1 shows the functionality supported by the MPC875/MPC870.

**Table 1. MPC875/MPC870 Devices**

Part	Cache (Kbytes)		Ethernet		SCC	SMC	USB	Security Engine
	I Cache	D Cache	10BaseT	10/100				
MPC875	8	8	1	2	1	1	1	Yes
MPC870	8	8	—	2	—	1	1	No


# 2 Features

The MPC875/MPC870 is comprised of three modules that each use the 32-bit internal bus: a MPC8xx core, a system integration unit (SIU), and a communications processor module (CPM).

The following list summarizes the key MPC875/MPC870 features:

- Embedded MPC8xx core up to 133 MHz
- Maximum frequency operation of the external bus is 80 MHz (in 1:1 mode)
  - The 133-MHz core frequency supports 2:1 mode only
  - The 66-/80-MHz core frequencies support both the 1:1 and 2:1 modes
- Single-issue, 32-bit core (compatible with the Power Architecture definition) with thirty-two 32-bit general-purpose registers (GPRs)
  - The core performs branch prediction with conditional prefetch and without conditional execution
  - 8-Kbyte data cache and 8-Kbyte instruction cache (see Table 1)
    - Instruction cache is two-way, set-associative with 256 sets in 2 blocks
    - Data cache is two-way, set-associative with 256 sets
    - Cache coherency for both instruction and data caches is maintained on 128-bit (4-word) cache blocks
    - Caches are physically addressed, implement a least recently used (LRU) replacement algorithm, and are lockable on a cache block basis
  - MMUs with 32-entry TLB, fully associative instruction and data TLBs
  - MMUs support multiple page sizes of 4, 16, and 512 Kbytes, and 8 Mbytes; 16 virtual address spaces and 16 protection groups
  - Advanced on-chip emulation debug mode
- Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)

The MPC875 block diagram is shown in [Figure 1](#).



**Figure 1. MPC875 Block Diagram**

## 5 Power Dissipation

Table 5 provides information on power dissipation. The modes are 1:1, where CPU and bus speeds are equal, and 2:1, where CPU frequency is twice bus speed.

**Table 5. Power Dissipation ( $P_D$ )**

Die Revision	Bus Mode	Frequency	Typical <sup>1</sup>	Maximum <sup>2</sup>	Unit
0	1:1	66 MHz	310	390	mW
		80 MHz	350	430	mW
	2:1	133 MHz	430	495	mW

<sup>1</sup> Typical power dissipation is measured at  $V_{DDL} = V_{DDSYN} = 1.8$  V, and  $V_{DDH}$  is at 3.3 V.

<sup>2</sup> Maximum power dissipation at  $V_{DDL} = V_{DDSYN} = 1.9$  V, and  $V_{DDH}$  is at 3.5 V.

### NOTE

The values in Table 5 represent  $V_{DDL}$ -based power dissipation and do not include I/O power dissipation over  $V_{DDH}$ . I/O power dissipation varies widely by application due to buffer current, depending on external circuitry.

The  $V_{DDSYN}$  power dissipation is negligible.

## 6 DC Characteristics

Table 6 provides the DC electrical characteristics for the MPC875/MPC870.

**Table 6. DC Electrical Specifications**

Characteristic	Symbol	Min	Max	Unit
Operating voltage	$V_{DDH}$ (I/O)	3.135	3.465	V
	$V_{DDL}$ (core)	1.7	1.9	V
	$V_{DDSYN}$ <sup>1</sup>	1.7	1.9	V
	Difference between $V_{DDL}$ and $V_{DDSYN}$	—	100	mV
Input high voltage (all inputs except EXTAL and EXTCLK) <sup>2</sup>	$V_{IH}$	2.0	3.465	V
Input low voltage <sup>3</sup>	$V_{IL}$	GND	0.8	V
EXTAL, EXTCLK input high voltage	$V_{IHC}$	$0.7 \times V_{DDH}$	$V_{DDH}$	V
Input leakage current, $V_{in} = 5.5$ V (except TMS, $\overline{TRST}$ , DSCK, and DSDI pins) for 5-V tolerant pins <sup>1</sup>	$I_{in}$	—	100	$\mu$ A
Input leakage current, $V_{in} = V_{DDH}$ (except TMS, $\overline{TRST}$ , DSCK, and DSDI)	$I_{In}$	—	10	$\mu$ A
Input leakage current, $V_{in} = 0$ V (except TMS, $\overline{TRST}$ , DSCK, and DSDI pins)	$I_{In}$	—	10	$\mu$ A
Input capacitance <sup>4</sup>	$C_{in}$	—	20	pF

## 7.5 Experimental Determination

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

$\Psi_{JT}$  = thermal characterization parameter

$T_T$  = thermocouple temperature on top of package

$P_D$  = power dissipation in package

The thermal characterization parameter is measured per the JESD51-2 specification published by JEDEC using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by the cooling effects of the thermocouple wire.

## 7.6 References

Semiconductor Equipment and Materials International (415) 964-5111

805 East Middlefield Rd

Mountain View, CA 94043

MIL-SPEC and EIA/JESD (JEDEC) specifications 800-854-7179 or  
(Available from Global Engineering Documents) 303-397-7956

JEDEC Specifications <http://www.jedec.org>

1. C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.
2. B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.

## 8 Power Supply and Power Sequencing

This section provides design considerations for the MPC875/MPC870 power supply. The MPC875/MPC870 has a core voltage ( $V_{DDL}$ ) and PLL voltage ( $V_{DDSYN}$ ), which both operate at a lower voltage than the I/O voltage ( $V_{DDH}$ ). The I/O section of the MPC875/MPC870 is supplied with 3.3 V across  $V_{DDH}$  and  $V_{SS}$  (GND).

The signals  $\overline{PA[0:3]}$ ,  $PA[8:11]$ ,  $PB15$ ,  $PB[24:25]$ ,  $PB[28:31]$ ,  $PC[4:7]$ ,  $PC[12:13]$ ,  $PC15$ ,  $PD[3:15]$ ,  $TDI$ ,  $TDO$ ,  $TCK$ ,  $\overline{TRST}$ ,  $TMS$ ,  $MII\_TXEN$ , and  $MII\_MDIO$  are 5 V tolerant. No input can be more than 2.5 V greater than  $V_{DDH}$ . In addition, 5-V tolerant pins cannot exceed 5.5 V, and remaining input pins cannot exceed 3.465 V. This restriction applies to power up, power down, and normal operation.

# 11 Bus Signal Timing

The maximum bus speed supported by the MPC875/MPC870 is 80 MHz. Higher-speed parts must be operated in half-speed bus mode (for example, an MPC875/MPC870 used at 133 MHz must be configured for a 66 MHz bus). [Table 8](#) shows the frequency ranges for standard part frequencies in 1:1 bus mode, and [Table 9](#) shows the frequency ranges for standard part frequencies in 2:1 bus mode.

**Table 8. Frequency Ranges for Standard Part Frequencies (1:1 Bus Mode)**

Part Frequency	66 MHz		80 MHz	
	Min	Max	Min	Max
Core frequency	40	66.67	40	80
Bus frequency	40	66.67	40	80

**Table 9. Frequency Ranges for Standard Part Frequencies (2:1 Bus Mode)**

Part Frequency	66 MHz		80 MHz		133 MHz	
	Min	Max	Min	Max	Min	Max
Core frequency	40	66.67	40	80	40	133
Bus frequency	20	33.33	20	40	20	66

[Table 10](#) provides the bus operation timing for the MPC875/MPC870 at 33, 40, 66, and 80 MHz.

The timing for the MPC875/MPC870 bus shown [Table 10](#), assumes a 50-pF load for maximum delays and a 0-pF load for minimum delays. CLKOUT assumes a 100-pF load maximum delay

**Table 10. Bus Operation Timings**

Num	Characteristic	33 MHz		40 MHz		66 MHz		80 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
B1	Bus period (CLKOUT), see <a href="#">Table 8</a>	—	—	—	—	—	—	—	—	ns
B1a	EXTCLK to CLKOUT phase skew—If CLKOUT is an integer multiple of EXTCLK, then the rising edge of EXTCLK is aligned with the rising edge of CLKOUT. For a non-integer multiple of EXTCLK, this synchronization is lost, and the rising edges of EXTCLK and CLKOUT have a continuously varying phase skew.	-2	+2	-2	+2	-2	+2	-2	+2	ns
B1b	CLKOUT frequency jitter peak-to-peak	—	1	—	1	—	1	—	1	ns
B1c	Frequency jitter on EXTCLK	—	0.50	—	0.50	—	0.50	—	0.50	%
B1d	CLKOUT phase jitter peak-to-peak for OSCLK ≥ 15 MHz	—	4	—	4	—	4	—	4	ns
	CLKOUT phase jitter peak-to-peak for OSCLK < 15 MHz	—	5	—	5	—	5	—	5	ns

**Table 10. Bus Operation Timings (continued)**

Num	Characteristic	33 MHz		40 MHz		66 MHz		80 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
B42	CLKOUT rising edge to $\overline{TS}$ valid (hold time) (MIN = $0.00 \times B1 + 2.00$ )	2.00	—	2.00	—	2.00	—	2.00	—	ns
B43	$\overline{AS}$ negation to memory controller signals negation (MAX = TBD)	—	TBD	—	TBD	—	TBD	—	TBD	ns

<sup>1</sup> For part speeds above 50 MHz, use 9.80 ns for B11a.

<sup>2</sup> The timing required for  $\overline{BR}$  input is relevant when the MPC875/MPC870 is selected to work with the internal bus arbiter. The timing for  $\overline{BG}$  input is relevant when the MPC875/MPC870 is selected to work with the external bus arbiter.

<sup>3</sup> For part speeds above 50 MHz, use 2 ns for B17.

<sup>4</sup> The D(0:31) input timings B18 and B19 refer to the rising edge of the CLKOUT in which the  $\overline{TA}$  input signal is asserted.

<sup>5</sup> For part speeds above 50 MHz, use 2 ns for B19.

<sup>6</sup> The D(0:31) input timings B20 and B21 refer to the falling edge of the CLKOUT. This timing is valid only for read accesses controlled by chip-selects under control of the user-programmable machine (UPM) in the memory controller, for data beats where DLT3 = 1 in the RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)

<sup>7</sup> This formula applies to bus operation up to 50 MHz.

<sup>8</sup> The timing B30 refers to  $\overline{CS}$  when ACS = 00 and to  $\overline{WE}(0:3)$  when CSNT = 0.

<sup>9</sup> The signal UPWAIT is considered asynchronous to the CLKOUT and synchronized internally. The timings specified in B37 and B38 are specified to enable the freeze of the UPM output signals as described in [Figure 20](#).

<sup>10</sup> The  $\overline{AS}$  signal is considered asynchronous to the CLKOUT. The timing B39 is specified in order to allow the behavior specified in [Figure 23](#).

Figure 7 provides the timing for the synchronous output signals.




Figure 7. Synchronous Output Signals Timing

Figure 8 provides the timing for the synchronous active pull-up and open-drain output signals.




Figure 8. Synchronous Active Pull-Up Resistor and Open-Drain Outputs Signals Timing






Figure 13. External Bus Read Timing (GPCM Controlled—TRLX = 0, ACS = 10)




Figure 14. External Bus Read Timing (GPCM Controlled—TRLX = 0, ACS = 11)




Figure 18. External Bus Write Timing (GPCM Controlled—TRLX = 1, CSNT = 1)

Figure 22 provides the timing for the synchronous external master access controlled by the GPCM.




Figure 22. Synchronous External Master Access Timing (GPCM Handled ACS = 00)

Figure 23 provides the timing for the asynchronous external master memory access controlled by the GPCM.




Figure 23. Asynchronous External Master Memory Access Timing (GPCM Controlled—ACS = 00)

Figure 24 provides the timing for the asynchronous external master control signals negation.




Figure 24. Asynchronous External Master—Control Signals Negation Timing


Table 11 provides the interrupt timing for the MPC875/MPC870.

**Table 11. Interrupt Timing**

Num	Characteristic <sup>1</sup>	All Frequencies		Unit
		Min	Max	
I39	$\overline{\text{IRQ}}_x$ valid to CLKOUT rising edge (setup time)	6.00		ns
I40	$\overline{\text{IRQ}}_x$ hold time after CLKOUT	2.00		ns
I41	$\overline{\text{IRQ}}_x$ pulse width low	3.00		ns
I42	$\overline{\text{IRQ}}_x$ pulse width high	3.00		ns
I43	$\overline{\text{IRQ}}_x$ edge-to-edge time	$4 \times T_{\text{CLKOUT}}$		—


<sup>1</sup> The I39 and I40 timings describe the testing conditions under which the  $\overline{\text{IRQ}}_x$  lines are tested when being defined as level sensitive. The  $\overline{\text{IRQ}}_x$  lines are synchronized internally and do not have to be asserted or negated with reference to the CLKOUT. The I41, I42, and I43 timings are specified to allow correct functioning of the  $\overline{\text{IRQ}}_x$  lines detection circuitry and have no direct relation with the total system interrupt latency that the MPC875/MPC870 is able to support.

Figure 25 provides the interrupt detection timing for the external level-sensitive lines.



**Figure 25. Interrupt Detection Timing for External Level Sensitive Lines**

Figure 26 provides the interrupt detection timing for the external edge-sensitive lines.



**Figure 26. Interrupt Detection Timing for External Edge-Sensitive Lines**

Table 15 shows the reset timing for the MPC875/MPC870.

Table 15. Reset Timing

Num	Characteristic	33 MHz		40 MHz		66 MHz		80 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
R69	CLKOUT to $\overline{\text{HRESET}}$ high impedance (MAX = $0.00 \times B1 + 20.00$ )	—	20.00	—	20.00	—	20.00	—	20.00	ns
R70	CLKOUT to $\overline{\text{SRESET}}$ high impedance (MAX = $0.00 \times B1 + 20.00$ )	—	20.00	—	20.00	—	20.00	—	20.00	ns
R71	$\overline{\text{RSTCONF}}$ pulse width (MIN = $17.00 \times B1$ )	515.20	—	425.00	—	257.60	—	212.50	—	ns
R72	—	—	—	—	—	—	—	—	—	—
R73	Configuration data to $\overline{\text{HRESET}}$ rising edge setup time (MIN = $15.00 \times B1 + 50.00$ )	504.50	—	425.00	—	277.30	—	237.50	—	ns
R74	Configuration data to $\overline{\text{RSTCONF}}$ rising edge setup time (MIN = $0.00 \times B1 + 350.00$ )	350.00	—	350.00	—	350.00	—	350.00	—	ns
R75	Configuration data hold time after $\overline{\text{RSTCONF}}$ negation (MIN = $0.00 \times B1 + 0.00$ )	0.00	—	0.00	—	0.00	—	0.00	—	ns
R76	Configuration data hold time after $\overline{\text{HRESET}}$ negation (MIN = $0.00 \times B1 + 0.00$ )	0.00	—	0.00	—	0.00	—	0.00	—	ns
R77	$\overline{\text{HRESET}}$ and $\overline{\text{RSTCONF}}$ asserted to data out drive (MAX = $0.00 \times B1 + 25.00$ )	—	25.00	—	25.00	—	25.00	—	25.00	ns
R78	$\overline{\text{RSTCONF}}$ negated to data out high impedance (MAX = $0.00 \times B1 + 25.00$ )	—	25.00	—	25.00	—	25.00	—	25.00	ns
R79	CLKOUT of last rising edge before chip three-states $\overline{\text{HRESET}}$ to data out high impedance (MAX = $0.00 \times B1 + 25.00$ )	—	25.00	—	25.00	—	25.00	—	25.00	ns
R80	DSDI, DSCK setup (MIN = $3.00 \times B1$ )	90.90	—	75.00	—	45.50	—	37.50	—	ns
R81	DSDI, DSCK hold time (MIN = $0.00 \times B1 + 0.00$ )	0.00	—	0.00	—	0.00	—	0.00	—	ns
R82	$\overline{\text{SRESET}}$ negated to CLKOUT rising edge for DSDI and DSCK sample (MIN = $8.00 \times B1$ )	242.40	—	200.00	—	121.20	—	100.00	—	ns




Figure 49. SI Receive Timing with Double-Speed Clocking (DSC = 1)




Figure 51. SI Transmit Timing with Double Speed Clocking (DSC = 1)





Figure 52. IDL Timing





**Notes:**

1. Transmit clock invert (TCI) bit in GSMR is set.
2. If RENA is negated before TENA or RENA is not asserted at all during transmit, then the CSL bit is set in the buffer descriptor at the end of the frame transmission.

**Figure 58. Ethernet Transmit Timing Diagram**

### 13.8 SMC Transparent AC Electrical Specifications

Table 25 provides the SMC transparent timings as shown in Figure 59.

**Table 25. SMC Transparent Timing**

Num	Characteristic	All Frequencies		Unit
		Min	Max	
150	SMCLK clock period <sup>1</sup>	100	—	ns
151	SMCLK width low	50	—	ns
151A	SMCLK width high	50	—	ns
152	SMCLK rise/fall time	—	15	ns
153	SMTXD active delay (from SMCLK falling edge)	10	50	ns
154	SMRXD/SMSYNC setup time	20	—	ns
155	RXD1/SMSYNC hold time	5	—	ns

<sup>1</sup> SYNCCLK must be at least twice as fast as SMCLK.





Figure 68 shows the MII serial management channel timing diagram.




Figure 68. MII Serial Management Channel Timing Diagram

**Table 36. Pin Assignments—JEDEC Standard (continued)**

Name	Pin Number	Type
$\overline{CS6}$ , CE1_B	F12	Output
$\overline{CS7}$ , CE2_B	D15	Output
$\overline{WE0}$ , BS_B0, $\overline{IORD}$	E15	Output
$\overline{WE1}$ , BS_B1, $\overline{IOWR}$	D17	Output
$\overline{WE2}$ , BS_B2, $\overline{PCOE}$	D16	Output
$\overline{WE3}$ , BS_B3, $\overline{PCWE}$	G13	Output
$\overline{BS\_A[0:3]}$	F14, E16, E17, F15	Output
$\overline{GPL\_A0}$ , $\overline{GPL\_B0}$	C17	Output
$\overline{OE}$ , $\overline{GPL\_A1}$ , $\overline{GPL\_B1}$	F13	Output
$\overline{GPL\_A[2:3]}$ , $\overline{GPL\_B[2:3]}$ , $\overline{CS[2-3]}$	E14, C16	Output
UPWAITA, $\overline{GPL\_A4}$	D11	Bidirectional (3.3 V only)
UPWAITB, $\overline{GPL\_B4}$	E12	Bidirectional
$\overline{GPL\_A5}$	D12	Output
$\overline{PORESET}$	D5	Input (3.3 V only)
$\overline{RSTCONF}$	C3	Input (3.3 V only)
$\overline{HRESET}$	E7	Open-drain
$\overline{SRESET}$	C4	Open-drain
XTAL	D6	Analog output
EXTAL	D7	Analog input (3.3 V only)
CLKOUT	G4	Output
EXTCLK	B4	Input (3.3 V only)
TEXP	B3	Output
ALE_A	B7	Output
$\overline{CE1\_A}$	C15	Output
$\overline{CE2\_A}$	D14	Output
$\overline{WAIT\_A}$	D4	Input (3.3 V only)
IP_A0	G6	Input (3.3 V only)
IP_A1	F5	Input (3.3 V only)
IP_A2, $\overline{IOIS16\_A}$	D3	Input (3.3 V only)
IP_A3	E4	Input (3.3 V only)
IP_A4	D2	Input (3.3 V only)
IP_A5	E3	Input (3.3 V only)

# 17 Document Revision History

Table 37 lists significant changes between revisions of this hardware specification.

**Table 37. Document Revision History**

Revision Number	Date	Changes
0	2/2003	Initial release.
0.1	3/2003	Took out the time-slot assigner and changed the SCC for SCC3 to SCC4.
0.2	5/2003	Changed the package drawing, removed all references to Data Parity. Changed the SPI Master Timing Specs. 162 and 164. Added the RMI and USB timing. Added the 80-MHz timing.
0.3	5/2003	Made sure the pin types were correct. Changed the Features list to agree with the MPC885.
0.4	5/2003	Corrected the signals that had overlines on them. Made corrections on two pins that were typos.
0.5	5/2003	Changed the pin descriptions for PD8 and PD9.
0.6	5/2003	Changed a few typos. Put back the I <sup>2</sup> C. Put in the new reset configuration, corrected the USB timing.
0.7	6/2003	Changed the pin descriptions per the June 22 spec, removed Utopia from the pin descriptions, changed PADIR, PBDIR, PCDIR and PDDIR to be 0 in the Mandatory Reset Config.
0.8	8/2003	Added the reference to USB 2.0 to the Features list and removed 1.1 from USB on the block diagrams.
0.9	8/2003	Changed the USB description to full-/low-speed compatible.
1.0	9/2003	Added the DSP information in the Features list. Put a new sentence under Mechanical Dimensions. Fixed table formatting. Nontechnical edits. Released to the external web.
1.1	10/2003	Added TDmB to the MPC875 Features list, the MPC875 Block Diagram, added 13.5 Serial Interface AC Electrical Specifications, and removed TDmA from the pin descriptions.
2.0	12/2003	Changed DBGc in the Mandatory Reset Configuration to X1. Changed the maximum operating frequency to 133 MHz. Put the timing in the 80 MHz column. Put in the orderable part numbers. Rounded the timings to hundredths in the 80 MHz column. Put the pin numbers in footnotes by the maximum currents in Table 6. Changed 22 and 41 in the Timing. Put TBD in the Thermal table.