# E·XFL



#### Welcome to E-XFL.COM

### Understanding Embedded - Microprocessors

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

### Details

| Product Status                  | Obsolete                                                           |
|---------------------------------|--------------------------------------------------------------------|
| Core Processor                  | MPC8xx                                                             |
| Number of Cores/Bus Width       | 1 Core, 32-Bit                                                     |
| Speed                           | 80MHz                                                              |
| Co-Processors/DSP               | Communications; CPM, Security; SEC                                 |
| RAM Controllers                 | DRAM                                                               |
| Graphics Acceleration           | No                                                                 |
| Display & Interface Controllers | -                                                                  |
| Ethernet                        | 10Mbps (1), 10/100Mbps (2)                                         |
| SATA                            | -                                                                  |
| USB                             | USB 2.0 (1)                                                        |
| Voltage - I/O                   | 3.3V                                                               |
| Operating Temperature           | 0°C ~ 95°C (TA)                                                    |
| Security Features               | Cryptography                                                       |
| Package / Case                  | 256-BBGA                                                           |
| Supplier Device Package         | 256-PBGA (23x23)                                                   |
| Purchase URL                    | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc875vr80 |
|                                 |                                                                    |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Features


- ECB, CBC, and counter modes
- 128-, 192-, and 256-bit key lengths
- Message digest execution unit (MDEU)
  - SHA with 160- or 256-bit message digest
  - MD5 with 128-bit message digest
  - HMAC with either algorithm
- Master/slave logic, with DMA
  - 32-bit address/32-bit data
  - Operation at MPC8xx bus frequency
- Crypto-channel supporting multi-command descriptors
  - Integrated controller managing crypto-execution units
  - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
- Interrupts
  - Six external interrupt request (IRQ) lines
  - Twelve port pins with interrupt capability
  - Twenty-three internal interrupt sources
  - Programmable priority between SCCs
  - Programmable highest priority request
- Communications processor module (CPM)
  - RISC controller
  - Communication-specific commands (for example, GRACEFUL STOP TRANSMIT, ENTER HUNT MODE, and RESTART TRANSMIT)
  - Supports continuous mode transmission and reception on all serial channels
  - 8-Kbytes of dual-port RAM
  - Several serial DMA (SDMA) channels to support the CPM
  - Three parallel I/O registers with open-drain capability
- On-chip  $16 \times 16$  multiply accumulate controller (MAC)
  - One operation per clock (two-clock latency, one-clock blockage)
  - MAC operates concurrently with other instructions
  - FIR loop—Four clocks per four multiplies
- Four baud-rate generators
  - Independent (can be connected to SCC or SMC)
  - Allows changes during operation
  - Autobaud support option
- SCC (serial communication controller)
  - Ethernet/IEEE 802.3® standard, supporting full 10-Mbps operation
  - HDLC/SDLC



Features

- The MPC875 has a time-slot assigner (TSA) that supports one TDM bus (TDMb)
  - Allows SCC and SMC to run in multiplexed and/or non-multiplexed operation
  - Supports T1, CEPT, PCM highway, ISDN basic rate, ISDN primary rate, user-defined
  - 1- or 8-bit resolution
  - Allows independent transmit and receive routing, frame synchronization, and clocking
  - Allows dynamic changes
  - Can be internally connected to two serial channels (one SCC and one SMC)
- PCMCIA interface
  - Master (socket) interface, release 2.1-compliant
  - Supports one independent PCMCIA socket on the MPC875/MPC870
  - Eight memory or I/O windows supported
- Debug interface
  - Eight comparators: four operate on instruction address, two operate on data address, and two
    operate on data
  - Supports conditions: =  $\neq$  < >
  - Each watchpoint can generate a break point internally
- Normal high and normal low power modes to conserve power
- 1.8-V core and 3.3-V I/O operation with 5-V TTL compatibility
- The MPC875/MPC870 comes in a 256-pin ball grid array (PBGA) package








Figure 2. MPC870 Block Diagram





# 3 Maximum Tolerated Ratings

This section provides the maximum tolerated voltage and temperature ranges for the MPC875/MPC870. Table 2 displays the maximum tolerated ratings and Table 3 displays the operating temperatures.

| Rating                      | Symbol                                       | Value                                                                                | Unit |
|-----------------------------|----------------------------------------------|--------------------------------------------------------------------------------------|------|
| Supply voltage <sup>1</sup> | V <sub>DDL</sub> (core voltage)              | -0.3 to 3.4                                                                          | V    |
|                             | V <sub>DDH</sub> (I/O voltage)               | -0.3 to 4                                                                            | V    |
|                             | V <sub>DDSYN</sub>                           | -0.3 to 3.4                                                                          | V    |
|                             | Difference between $V_{DDL}$ and $V_{DDSYN}$ | <100                                                                                 | mV   |
| Input voltage <sup>2</sup>  | V <sub>in</sub>                              | $\ensuremath{GND}\xspace - 0.3$ to $\ensuremath{V}\xspace_{\ensuremath{DDH}\xspace}$ | V    |
| Storage temperature range   | T <sub>stg</sub>                             | –55 to +150                                                                          | °C   |

### Table 2. Maximum Tolerated Ratings

<sup>1</sup> The power supply of the device must start its ramp from 0.0 V.

<sup>2</sup> Functional operating conditions are provided with the DC electrical specifications in Table 6. Absolute maximum ratings are stress ratings only; functional operation at the maxima is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage to the device.

**Caution**: All inputs that tolerate 5 V cannot be more than 2.5 V greater than V<sub>DDH</sub>. This restriction applies to power up and normal operation (that is, if the MPC875/MPC870 is unpowered, a voltage greater than 2.5 V must not be applied to its inputs).

Figure 3 shows the undershoot and overshoot voltages at the interfaces of the MPC875/MPC870.




Figure 3. Undershoot/Overshoot Voltage for  $V_{\text{DDH}}$  and  $V_{\text{DDL}}$ 

NP

**Thermal Characteristics** 

| Rating                              | Symbol              | Value | Unit |
|-------------------------------------|---------------------|-------|------|
| Temperature <sup>1</sup> (standard) | T <sub>A(min)</sub> | 0     | °C   |
|                                     | T <sub>J(max)</sub> | 95    | °C   |
| Temperature (extended)              | T <sub>A(min)</sub> | -40   | °C   |
|                                     | T <sub>J(max)</sub> | 100   | °C   |

| Table 3. Operating | Temperatures |
|--------------------|--------------|
|--------------------|--------------|

<sup>1</sup> Minimum temperatures are guaranteed as ambient temperature, T<sub>A</sub>. Maximum temperatures are guaranteed as junction temperature, T<sub>J</sub>.

This device contains circuitry protecting against damage due to high-static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or  $V_{DDH}$ ).

# 4 Thermal Characteristics

Table 4 shows the thermal characteristics for the MPC875/MPC870.

| Rating                                       | E                    | Symbol                                     | Value                      | Unit |      |
|----------------------------------------------|----------------------|--------------------------------------------|----------------------------|------|------|
| Junction-to-ambient <sup>1</sup>             | Natural convection   | Natural convection Single-layer board (1s) |                            | 43   | °C/W |
|                                              |                      | Four-layer board (2s2p)                    | $R_{\theta JMA}{}^3$       | 29   |      |
| Airflow (200 ft/min) Single-layer board (1s) |                      | $R_{\theta JMA}{}^3$                       | 36                         |      |      |
|                                              |                      | Four-layer board (2s2p)                    | ${\sf R}_{\theta JMA}{}^3$ | 26   |      |
| Junction-to-board <sup>4</sup>               |                      |                                            | R <sub>θJB</sub>           | 20   |      |
| Junction-to-case <sup>5</sup>                |                      |                                            | R <sub>θJC</sub>           | 10   |      |
| Junction-to-package top <sup>6</sup>         | Natural convection   |                                            | $\Psi_{JT}$                | 2    |      |
|                                              | Airflow (200 ft/min) |                                            | $\Psi_{JT}$                | 2    |      |

Table 4. MPC875/MPC870 Thermal Resistance Data

<sup>1</sup> Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.

<sup>2</sup> Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.

<sup>3</sup> Per JEDEC JESD51-6 with the board horizontal.

- <sup>4</sup> Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- <sup>5</sup> Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature. For exposed pad packages where the pad would be expected to be soldered, junction-to-case thermal resistance is a simulated value from the junction to the exposed pad without contact resistance.

<sup>6</sup> Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2.



# 11 Bus Signal Timing

The maximum bus speed supported by the MPC875/MPC870 is 80 MHz. Higher-speed parts must be operated in half-speed bus mode (for example, an MPC875/MPC870 used at 133 MHz must be configured for a 66 MHz bus). Table 8 shows the frequency ranges for standard part frequencies in 1:1 bus mode, and Table 9 shows the frequency ranges for standard part frequencies in 2:1 bus mode.

| Part Frequency | 66 I | MHz   | 80 MHz |     |  |
|----------------|------|-------|--------|-----|--|
| Fait Frequency |      | Мах   | Min    | Мах |  |
| Core frequency | 40   | 66.67 | 40     | 80  |  |
| Bus frequency  | 40   | 66.67 | 40     | 80  |  |

### Table 8. Frequency Ranges for Standard Part Frequencies (1:1 Bus Mode)

### Table 9. Frequency Ranges for Standard Part Frequencies (2:1 Bus Mode)

| Part Frequency |    | 66 MHz |     | 80 MHz |     | MHz |
|----------------|----|--------|-----|--------|-----|-----|
|                |    | Max    | Min | Мах    | Min | Max |
| Core frequency | 40 | 66.67  | 40  | 80     | 40  | 133 |
| Bus frequency  | 20 | 33.33  | 20  | 40     | 20  | 66  |

Table 10 provides the bus operation timing for the MPC875/MPC870 at 33, 40, 66, and 80 MHz.

The timing for the MPC875/MPC870 bus shown Table 10, assumes a 50-pF load for maximum delays and a 0-pF load for minimum delays. CLKOUT assumes a 100-pF load maximum delay

Table 10. Bus Operation Timings

| Num | Characteristic                                                                                                                                                                                                                                                                                                               | 33  | 33 MHz |     | 40 MHz |     | MHz  | 80 MHz |      | Unit |
|-----|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|--------|-----|--------|-----|------|--------|------|------|
| Num | Characteristic                                                                                                                                                                                                                                                                                                               | Min | Мах    | Min | Max    | Min | Max  | Min    | Max  | Omt  |
| B1  | Bus period (CLKOUT), see Table 8                                                                                                                                                                                                                                                                                             | _   | —      | —   | —      | _   |      | —      | —    | ns   |
| B1a | EXTCLK to CLKOUT phase skew—If<br>CLKOUT is an integer multiple of EXTCLK,<br>then the rising edge of EXTCLK is aligned with<br>the rising edge of CLKOUT. For a non-integer<br>multiple of EXTCLK, this synchronization is<br>lost, and the rising edges of EXTCLK and<br>CLKOUT have a continuously varying phase<br>skew. | -2  | +2     | -2  | +2     | -2  | +2   | -2     | +2   | ns   |
| B1b | CLKOUT frequency jitter peak-to-peak                                                                                                                                                                                                                                                                                         | _   | 1      | _   | 1      |     | 1    | _      | 1    | ns   |
| B1c | Frequency jitter on EXTCLK                                                                                                                                                                                                                                                                                                   | _   | 0.50   | _   | 0.50   | _   | 0.50 | _      | 0.50 | %    |
| B1d | CLKOUT phase jitter peak-to-peak for OSCLK $\ge$ 15 MHz                                                                                                                                                                                                                                                                      |     | 4      | —   | 4      |     | 4    | —      | 4    | ns   |
|     | CLKOUT phase jitter peak-to-peak for<br>OSCLK < 15 MHz                                                                                                                                                                                                                                                                       |     | 5      |     | 5      |     | 5    |        | 5    | ns   |



| NI   | Characteristic                                                                                                                                                                    | 33 MHz |       | 40 MHz |       | 66 MHz |       | 80 MHz |       | Unit |
|------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|-------|--------|-------|--------|-------|--------|-------|------|
| Num  |                                                                                                                                                                                   | Min    | Max   | Min    | Max   | Min    | Max   | Min    | Max   | Unit |
| B33a | CLKOUT rising edge to $\overline{\text{GPL}}$ valid as<br>requested by control bit GxT3 in the<br>corresponding word in the UPM<br>(MAX = $0.25 \times B1 + 6.80$ )               | 7.60   | 14.30 | 6.30   | 13.00 | 3.80   | 10.50 | 3.13   | 10.00 | ns   |
| B34  | A(0:31), BADDR(28:30), and D(0:31) to $\overline{CS}$ valid, as requested by control bit CST4 in the corresponding word in the UPM (MIN = $0.25 \times B1 - 2.00$ )               | 5.60   | _     | 4.30   | _     | 1.80   | _     | 1.13   | _     | ns   |
| B34a | A(0:31), BADDR(28:30), and D(0:31) to $\overline{CS}$ valid, as requested by control bit CST1 in the corresponding word in the UPM (MIN = 0.50 × B1 – 2.00)                       | 13.20  | _     | 10.50  | _     | 5.60   | _     | 4.25   | _     | ns   |
| B34b | A(0:31), BADDR(28:30), and D(0:31) to $\overline{CS}$ valid, as requested by CST2 in the corresponding word in UPM (MIN = 0.75 × B1 – 2.00)                                       | 20.70  | _     | 16.70  | _     | 9.40   | _     | 6.80   | _     | ns   |
| B35  | A(0:31), BADDR(28:30) to $\overline{CS}$ valid as<br>requested by control bit BST4 in the<br>corresponding word in the UPM<br>(MIN = $0.25 \times B1 - 2.00$ )                    | 5.60   | _     | 4.30   | _     | 1.80   | _     | 1.13   | _     | ns   |
| B35a | A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{BS}}$<br>valid as requested by BST1 in the<br>corresponding word in the UPM<br>(MIN = 0.50 × B1 - 2.00)                    | 13.20  | _     | 10.50  | _     | 5.60   | _     | 4.25   | _     | ns   |
| B35b | A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{BS}}$ valid as requested by control bit BST2 in the corresponding word in the UPM (MIN = 0.75 × B1 - 2.00)                 | 20.70  | _     | 16.70  | _     | 9.40   | _     | 7.40   | _     | ns   |
| B36  | A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{GPL}}$ valid as requested by control bit GxT4 in the corresponding word in the UPM (MIN = $0.25 \times \text{B1} - 2.00$ ) | 5.60   | _     | 4.30   | _     | 1.80   | _     | 1.13   | _     | ns   |
| B37  | UPWAIT valid to CLKOUT falling edge <sup>9</sup><br>(MIN = $0.00 \times B1 + 6.00$ )                                                                                              | 6.00   | —     | 6.00   | —     | 6.00   | —     | 6.00   | —     | ns   |
| B38  | CLKOUT falling edge to UPWAIT valid <sup>9</sup><br>(MIN = $0.00 \times B1 + 1.00$ )                                                                                              | 1.00   | _     | 1.00   | —     | 1.00   | —     | 1.00   | —     | ns   |
| B39  | $\overline{\text{AS}}$ valid to CLKOUT rising edge <sup>10</sup><br>(MIN = 0.00 × B1 + 7.00)                                                                                      | 7.00   |       | 7.00   |       | 7.00   | _     | 7.00   |       | ns   |
| B40  | A(0:31), TSIZ(0:1), RD/WR, BURST valid to<br>CLKOUT rising edge<br>(MIN = 0.00 × B1 + 7.00)                                                                                       | 7.00   | —     | 7.00   | —     | 7.00   | -     | 7.00   | —     | ns   |
| B41  | $\overline{\text{TS}}$ valid to CLKOUT rising edge (setup time)<br>(MIN = 0.00 × B1 + 7.00)                                                                                       | 7.00   | —     | 7.00   | _     | 7.00   | —     | 7.00   |       | ns   |

### Table 10. Bus Operation Timings (continued)



**Bus Signal Timing** 

Figure 7 provides the timing for the synchronous output signals.




Figure 7. Synchronous Output Signals Timing

Figure 8 provides the timing for the synchronous active pull-up and open-drain output signals.




Figure 8. Synchronous Active Pull-Up Resistor and Open-Drain Outputs Signals Timing






Figure 9 provides the timing for the synchronous input signals.



Figure 10 provides normal case timing for input data. It also applies to normal read accesses under the control of the user-programmable machine (UPM) in the memory controller.





Figure 10. Input Data Timing in Normal Case










Figure 14. External Bus Read Timing (GPCM Controlled—TRLX = 0, ACS = 11)






Figure 27 provides the PCMCIA access cycle timing for the external bus read.

Figure 27. PCMCIA Access Cycles Timing External Bus Read



**Bus Signal Timing** 

Figure 34 shows the reset timing for the data bus configuration.







Figure 35 provides the reset timing for the data bus weak drive during configuration.







Figure 36 provides the reset timing for the debug port configuration.





**CPM Electrical Characteristics** 

| Num | Characteristic                                                           | All Fre | Unit  |        |
|-----|--------------------------------------------------------------------------|---------|-------|--------|
|     | Characteristic                                                           | Min     | Мах   | Unit   |
| 83a | L1RCLKB, L1TCLKB width high (DSC = $1$ ) <sup>3</sup>                    | P + 10  | _     | ns     |
| 84  | L1CLKB edge to L1CLKOB valid (DSC = 1)                                   | —       | 30.00 | ns     |
| 85  | L1RQB valid before falling edge of L1TSYNCB <sup>4</sup>                 | 1.00    | _     | L1TCLK |
| 86  | L1GRB setup time <sup>2</sup>                                            | 42.00   | _     | ns     |
| 87  | L1GRB hold time                                                          | 42.00   | _     | ns     |
| 88  | L1CLKB edge to L1SYNCB valid (FSD = 00) CNT = 0000, BYT = 0,<br>DSC = 0) | _       | 0.00  | ns     |


Table 21. SI Timing (continued)

<sup>1</sup> The ratio SYNCCLK/L1RCLKB must be greater than 2.5/1.

<sup>2</sup> These specs are valid for IDL mode only.


<sup>3</sup> Where P = 1/CLKOUT. Thus, for a 25-MHz CLKO1 rate, P = 40 ns.

<sup>4</sup> These strobes and TxD on the first bit of the frame become valid after the L1CLKB edge or L1SYNCB, whichever comes later.





**CPM Electrical Characteristics** 





# 14 USB Electrical Characteristics

This section provides the AC timings for the USB interface.

### 14.1 USB Interface AC Timing Specifications

The USB Port uses the transmit clock on SCC1. Table 30 lists the USB interface timings.

### Table 30. USB Interface AC Timing Specifications

| Name | Characteristic                                                        | All Freq | Unit   |      |
|------|-----------------------------------------------------------------------|----------|--------|------|
| Name |                                                                       | Min      | Max    | onin |
| US1  | USBCLK frequency of operation <sup>1</sup><br>Low speed<br>Full speed | 6        | 6<br>8 | MHz  |
| US4  | USBCLK duty cycle (measured at 1.5 V)                                 | 45       | 55     | %    |

<sup>1</sup> USBCLK accuracy should be ±500 ppm or better. USBCLK may be stopped to conserve power.

# **15 FEC Electrical Characteristics**

This section provides the AC electrical specifications for the Fast Ethernet controller (FEC). Note that the timing specifications for the MII signals are independent of system clock frequency (part speed designation). Also, MII signals use TTL signal levels compatible with devices operating at either 5.0 or 3.3 V.

### 15.1 MII and Reduced MII Receive Signal Timing

The receiver functions correctly up to a MII\_RX\_CLK maximum frequency of 25 MHz + 1%. The reduced MII (RMII) receiver functions correctly up to a RMII\_REFCLK maximum frequency of 50 MHz + 1%. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed the MII\_RX\_CLK frequency -1%.

Table 31 provides information on the MII receive signal timing.

| Num     | Characteristic                                                 | Min | Мах | Unit              |
|---------|----------------------------------------------------------------|-----|-----|-------------------|
| M1      | MII_RXD[3:0], MII_RX_DV, MII_RX_ER to MII_RX_CLK setup         | 5   | _   | ns                |
| M2      | MII_RX_CLK to MII_RXD[3:0], MII_RX_DV, MII_RX_ER hold          | 5   | _   | ns                |
| M3      | MII_RX_CLK pulse width high                                    | 35% | 65% | MII_RX_CLK period |
| M4      | MII_RX_CLK pulse width low                                     | 35% | 65% | MII_RX_CLK period |
| M1_RMII | RMII_RXD[1:0], RMII_CRS_DV, RMII_RX_ERR to RMII_REFCLK setup   | 4   |     | ns                |
| M2_RMII | RMII_REFCLK to RMII_RXD[1:0], RMII_CRS_DV, RMII_RX_ERR<br>hold | 2   |     | ns                |

Table 31. MII Receive Signal Timing



### **FEC Electrical Characteristics**

Figure 65 shows MII receive signal timing.




Figure 65. MII Receive Signal Timing Diagram

### 15.2 MII and Reduced MII Transmit Signal Timing

The transmitter functions correctly up to a MII\_TX\_CLK maximum frequency of 25 MHz + 1%. There is no minimum frequency requirement. In addition, the processor clock frequency must exceed the MII\_TX\_CLK frequency -1%.

Table 32 provides information on the MII transmit signal timing.

| Table 32. M | III Transmit | Signal Timing |
|-------------|--------------|---------------|
|-------------|--------------|---------------|

| Num      | Characteristic                                                   | Min | Max | Unit              |
|----------|------------------------------------------------------------------|-----|-----|-------------------|
| M5       | MII_TX_CLK to MII_TXD[3:0], MII_TX_EN, MII_TX_ER invalid         | 5   | _   | ns                |
| M6       | MII_TX_CLK to MII_TXD[3:0], MII_TX_EN, MII_TX_ER valid           |     | 25  | ns                |
| M7       | MII_TX_CLK pulse width high                                      | 35% | 65% | MII_TX_CLK period |
| M8       | MII_TX_CLK pulse width low                                       | 35% | 65% | MII_TX_CLK period |
| M20_RMII | RMII_TXD[1:0], RMII_TX_EN to RMII_REFCLK setup                   | 4   | _   | ns                |
| M21_RMII | RMII_TXD[1:0], RMII_TX_EN data hold from RMII_REFCLK rising edge | 2   | _   | ns                |



Figure 66 shows the MII transmit signal timing diagram.




Figure 66. MII Transmit Signal Timing Diagram

### 15.3 MII Async Inputs Signal Timing (MII\_CRS, MII\_COL)

Table 33 provides information on the MII async inputs signal timing.

### Table 33. MII Async Inputs Signal Timing

| Nu | Characteristic                       | Min | Max | Unit              |
|----|--------------------------------------|-----|-----|-------------------|
| M  | MII_CRS, MII_COL minimum pulse width | 1.5 | —   | MII_TX_CLK period |

Figure 67 shows the MII asynchronous inputs signal timing diagram.




Figure 67. MII Async Inputs Timing Diagram

### 15.4 MII Serial Management Channel Timing (MII\_MDIO, MII\_MDC)

Table 34 provides information on the MII serial management channel signal timing. The FEC functions correctly with a maximum MDC frequency in excess of 2.5 MHz.

| Table 34. MII Serial Management Channel Tir | ning |
|---------------------------------------------|------|
|---------------------------------------------|------|

| Num | Characteristic                                                              | Min | Мах | Unit           |
|-----|-----------------------------------------------------------------------------|-----|-----|----------------|
| M10 | MII_MDC falling edge to MII_MDIO output invalid (minimum propagation delay) | 0   | —   | ns             |
| M11 | MII_MDC falling edge to MII_MDIO output valid (max prop delay)              | _   | 25  | ns             |
| M12 | MII_MDIO (input) to MII_MDC rising edge setup                               | 10  | —   | ns             |
| M13 | MII_MDIO (input) to MII_MDC rising edge hold                                | 0   | —   | ns             |
| M14 | MII_MDC pulse width high                                                    | 40% | 60% | MII_MDC period |
| M15 | MII_MDC pulse width low                                                     | 40% | 60% | MII_MDC period |



Table 36 contains a list of the MPC875/MPC870 input and output signals and shows multiplexing and pin assignments.

| Name                        | Pin Number                                                                                                                                                           | Туре                                         |
|-----------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------|
| A[0:31]                     | R16, N14, M14, P15, P17, P16, N15, N16, M15, N17, L14, M16,<br>L15, M17, K14, L16, L17, K17, G17, K15, J16, J15, G16, J14, H17,<br>H16, G15, K16, H14, J17, H15, F17 | Bidirectional<br>Three-state (3.3 V only)    |
| TSIZO, REG                  | F16                                                                                                                                                                  | Bidirectional<br>Three-state (3.3 V only)    |
| TSIZ1                       | G14                                                                                                                                                                  | Bidirectional<br>Three-state (3.3 V only)    |
| RD/WR                       | D13                                                                                                                                                                  | Bidirectional<br>Three-state (3.3 V only)    |
| BURST                       | B9                                                                                                                                                                   | Bidirectional<br>Three-state (3.3 V only)    |
| BDIP, GPL_B5                | C13                                                                                                                                                                  | Output                                       |
| TS                          | C11                                                                                                                                                                  | Bidirectional<br>Active pull-up (3.3 V only) |
| TA                          | C12                                                                                                                                                                  | Bidirectional<br>Active pull-up (3.3 V only) |
| TEA                         | B12                                                                                                                                                                  | Open-drain                                   |
| BI                          | B13                                                                                                                                                                  | Bidirectional<br>Active pull-up (3.3 V only) |
| IRQ2, RSV                   | C9                                                                                                                                                                   | Bidirectional<br>Three-state (3.3 V only)    |
| IRQ4, KR, RETRY,<br>SPKROUT | E9                                                                                                                                                                   | Bidirectional<br>Three-state (3.3 V only)    |
| D[0:31]                     | L5, N3, L3, L2, R2, K2, H3, G2, R3, M3, N2, M2, M4, N4, K5, K3, K4, P3, J2, J3, J4, J5, H2, P2, H4, H5, G5, L4, G3, F2, F3, E2                                       | Bidirectional<br>Three-state (3.3 V only)    |
| CR, IRQ3                    | E10                                                                                                                                                                  | Input                                        |
| FRZ, IRQ6                   | B10                                                                                                                                                                  | Bidirectional<br>Three-state (3.3 V only)    |
| BR                          | B11                                                                                                                                                                  | Bidirectional (3.3 V only)                   |
| BG                          | D10                                                                                                                                                                  | Bidirectional (3.3 V only)                   |
| BB                          | C10                                                                                                                                                                  | Bidirectional<br>Active pull-up (3.3 V only) |
| ĪRQ0                        | M6                                                                                                                                                                   | Input (3.3 V only)                           |
| ĪRQ1                        | P5                                                                                                                                                                   | Input (3.3 V only)                           |
| ĪRQ7                        | N5                                                                                                                                                                   | Input (3.3 V only)                           |
| <u>CS</u> [0:5]             | B14, E11, C14, B15, E13, B16                                                                                                                                         | Output                                       |

### Table 36. Pin Assignments—JEDEC Standard



**Document Revision History** 

### THIS PAGE INTENTIONALLY LEFT BLANK

### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 +1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. IEEE 802.3, 802.11i, and 1149.1 are trademarks or registered trademarks of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2003-2007. All rights reserved.

Document Number: MPC875EC Rev. 4 08/2007



