

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	ARM® Cortex®-M7
Core Size	32-Bit Single-Core
Speed	216MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, IrDA, LINbus, MMC/SD, QSPI, SAI, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	112
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	1.7V ~ 3.6V
Data Converters	A/D 24x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f730z8t6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

GPIOs         50         82         112         138           12-bit ADC         3	Pe	eripherals	STM32F730R8	STM32F730V8	STM32F730Z8	STM32F730I8			
$\begin{tabular}{ c c c c c c c } \hline System & 256(176+16+64) \\ \hline Instruction & 16 \\ \hline Backup & 4 \\ \hline FMC memory controller & No & Yes^{(1)} \\ \hline Quad-SPI & Yes \\ \hline \end{tabular} \\ \hline tabula$	Flash memory in	Kbytes		<u> </u>					
$\begin{tabular}{ c c c c c c c } \hline SRAM in Kbytes & Instruction & 16 & & & & & & & & & & & & & & & & & $	· · · · ·	- -	256(176+16+64)						
Backup4FMC memory controllerNoYes <sup>(1)</sup> Quad-SPIYesTimersGeneral-purpose $10^{(2)}$ Advanced-control2Basic2Low-powerNo1Random number generatorYesSPI / I <sup>2</sup> S3/3 (simplex) <sup>(3)</sup> 4/3 (simplex) <sup>(3)</sup> I <sup>2</sup> C3USART/UART4/2USB OTG FSYesUSB OTG FSYesUSB OTG FSYesUSB OTG FSYesUSB OTG PHY HS controller (USBPHYC)NoYesYesSDIMC1YesSDIMC2NoACAN1SAI2SDMMC2NoYesSDIMC1YesYesGPIOS5082112162412-bit ADCYesNumber of channels1622Maximum CPU frequency216 MHz <sup>(6)</sup> Operating voltage1.7 to 3.6 V <sup>(7)</sup> Operating temperatures40 to +85 °C /-40 to +105 °CJunction temperatures: -40 to +85 °C /-40 to +105 °C	SRAM in Kbytes				-				
FMC memory controller         No         Yes <sup>(1)</sup> Quad-SPI         Yes         10 <sup>(2)</sup> Advanced-control         2         Advanced-control         2           Basic         2         1         Random number         2           Random number generator         Yes         1         Random number         5/3 (simplex) <sup>(3)</sup> SPI / I <sup>2</sup> S         3/3 (simplex) <sup>(3)</sup> 4/3 (simplex) <sup>(3)</sup> 5/3 (simplex) <sup>(3)</sup> 1           Random number generator         Yes         3         1         1         1           Random number generator         Yes         3/3 (simplex) <sup>(3)</sup> 4/4         1         1           Random number generator         Yes         Yes         1 <t< td=""><td>-</td><td>Backup</td><td></td><td></td><td>4</td><td></td></t<>	-	Backup			4				
ImersGeneral-purpose $10^{(2)}$ Advanced-control2Basic2Low-powerNoRandom number generatorYesSPI / I2S3/3 (simplex) <sup>(3)</sup> I2C3USART/UART4/2USART/UART4/2USB OTG FSYesUSB OTG HSYesUSB OTG HSYesUSB OTG HSYesUSB OTG PHY HS controller (USBPHYC)NoYesSDMMC1SAI2SDMMC2NoYesSDMMC2SDMMC2NoYes3Number of channels161624Number of channels16Qperating voltage1.7 to 3.6 V <sup>(7)</sup> Operating voltage1.7 to 3.6 V <sup>(7)</sup> Operating temperatures4Use on temperatures4Use on temperatures4Use on temperatures4Use on temperatures4Use on temperatures4Use on temperatures10Use on temperatures4Use on	FMC memory co		No		Yes <sup>(1)</sup>				
Advanced-control2Basic2Low-powerNo1Random number generatorYesSPI / I2S3/3 (simplex)(3)4/3 (simplex)(3)5/3 (simplex)(3)I2C34/3 (simplex)(3)5/3 (simplex)(3)I2C34/3 (simplex)(3)5/3 (simplex)(3)I2C3/3 (simplex)(3)4/3 (simplex)(3)5/3 (simplex)(3)I2C3/3 (simplex)(3)4/3 (simplex)(3)5/3 (simplex)(3)I2C3/3 (simplex)(3)4/3 (simplex)(3)5/3 (simplex)(3)I2CSOTG PISYesYesUSB OTG FISYesYesUSB OTG PIY HS controller (USBPHYC)NoYesCAN1Sal2SDIMC1YesYesGPIOsSDIMC2NoYesGPIOs5082112132-bit ADC Number of channels162412-bit DAC Number of channelsYesQperating voltage1.7 to 3.6 V(7)Operating voltage1.7 to 3.6 V(7)Operating temperaturesAmbient temperatures: -40 to +105 °CJunction temperature: -40 to +125 °C	Quad-SPI			۱	/es				
ImersImersBasic2Low-powerNo1Random number generatorYesgeneratorYesSPI / I2S3/3 (simplex)(3)4/3 (simplex)(3)I2C3/3 (simplex)(3)5/3 (simplex)(3)I2C3/3 (simplex)(3)5/3 (simplex)(3)I2C3/4/24/4USART/UART4/24/4USB OTG FSYesUSB OTG PHY HS controller (USBPHYC)NoYesCAN1SAI2SDMMC1YesSDMMC2NoYes'(4)(5)AESYesGPIOS508211212-bit ADC Number of channels162412-bit DAC Number of channelsYesQperating voltage1.7 to 3.6 V(7)Operating voltage1.7 to 3.6 V(7)Operating temperaturesAmbient temperatures: -40 to +105 °C Junction temperature: -40 to +125 °C		General-purpose		1	0 <sup>(2)</sup>				
Basic2Low-powerNo1Random number generatorYesSPI / I <sup>2</sup> S3/3 (simplex) <sup>(3)</sup> 4/3 (simplex) <sup>(3)</sup> I <sup>2</sup> C3/3 (simplex) <sup>(3)</sup> 5/3 (simplex) <sup>(3)</sup> I <sup>2</sup> C3USART/UARTUSA DTG FSYesUSB OTG FSYesUSB OTG PHY HS controller (USBPHYC)NoYesYesCAN1SAI2SDMMC1YesSDMMC2NoYesYesGPIOs50AESYesGPIOs50Number of channels16242412-bit ADCYesNumber of channels16242Maximum CPU frequency216 MHz <sup>(6)</sup> Operating voltage1.7 to 3.6 V <sup>(7)</sup> Operating voltageAmbient temperatures: -40 to +85 °C / -40 to +105 °CJunction temperatures: -40 to +125 °C	-	Advanced-control			2				
Random number generatorYesYesSPI / $I^2S$ $3/3$ (simplex) <sup>(3)</sup> $4/3$ (simplex) <sup>(3)</sup> $5/3$ (simplex) <sup>(3)</sup> IP I / $I^2S$ $3/3$ (simplex) <sup>(3)</sup> $4/3$ (simplex) <sup>(3)</sup> $5/3$ (simplex) <sup>(3)</sup> IP I / $I^2S$ $3/3$ (simplex) <sup>(3)</sup> $4/3$ (simplex) <sup>(3)</sup> $5/3$ (simplex) <sup>(3)</sup> IP I / $I^2S$ $3/3$ (simplex) <sup>(3)</sup> $4/3$ (simplex) <sup>(3)</sup> $4/4$ USART/UART $4/2$ $4/4$ USB OTG FSYesUSB OTG PHY HS controller (USBPHYC)YesCAN1SAIYesSDMMC1YesSDMMC2NoYes <sup>(4)(5)</sup> AESYesGPIOS508211213812-bit ADCNumber of channels162412-bit DACNumber of channels2Maximum CPU frequency216 MHz <sup>(6)</sup> Operating temperaturesOperating temperatures	limers	Basic			2				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		Low-power	No		1				
IPA Constraint of the term of ter	Random number	generator		٢	/es				
Communication interfaces     USART/UART     4/2     4/4       USB OTG FS     Yes       USB OTG HS     Yes       USB OTG PHY HS controller (USBPHYC)     No     Yes       CAN     1       SAI     2       SDMMC1     Yes       SDMMC2     No     Yes <sup>(4)(5)</sup> AES     Yes       GPIOs     50     82       12-bit ADC     3       Number of channels     16     24       12-bit DAC     Yes       Number of channels     2       Maximum CPU frequency     216 MHz <sup>(6)</sup> Operating voltage     1.7 to 3.6 V <sup>(7)</sup> Ambient temperatures: -40 to +85 °C /-40 to +105 °C       Junction temperature: -40 to +125 °C		SPI / I <sup>2</sup> S	3/3 (simplex) <sup>(3)</sup>	4/3 (simplex) <sup>(3)</sup>	5/3 (sim	plex) <sup>(3)</sup>			
VesVesUSB OTG FSYesUSB OTG HSYesUSB OTG PHY HS controller (USBPHYC)NoYesCAN1SalSAI2SDMMC1YesSDMMC2NoYesGPIOs508211212-bit ADC1624Number of channels162412-bit DAC Number of channelsYesQperating voltage1.7 to 3.6 V <sup>(7)</sup> Operating temperatures40 to +85 °C /-40 to +105 °C Junction temperature: -40 to +85 °C /-40 to +105 °C		l <sup>2</sup> C			3				
Communication interfacesUSB OTG HSYesUSB OTG PHY HS controller (USBPHYC)NoYesCAN1SAI2SDMMC1YesSDMMC2NoYes(4)(5)AESYesGPIOs508211212-bit ADC1624Number of channels162412-bit DAC Number of channelsYesQPIOs216 MHz <sup>(6)</sup> Operating voltage1.7 to 3.6 V <sup>(7)</sup> Operating temperaturesJunction temperatures: -40 to +105 °C Junction temperature: -40 to +125 °C		USART/UART	4/2		4/4				
Communication interfaces     USB OTG PHY HS controller (USBPHYC)     No     Yes       CAN     1       SAI     2       SDMMC1     Yes       SDMMC2     No     Yes <sup>(4)(5)</sup> AES     Yes       GPIOs     50     82     112       12-bit ADC     3       Number of channels     16     24       12-bit DAC Number of channels     2       Maximum CPU frequency     216 MHz <sup>(6)</sup> Operating voltage     1.7 to 3.6 V <sup>(7)</sup> Operating temperatures     40 to + 85 °C /-40 to + 105 °C		USB OTG FS		Yes					
interfacesUSB OTG PHY HS controller (USBPHYC)NoYesCAN1SAI2SDMMC1YesSDMMC2NoYes(4)(5)AESSDMMC2NoGPIOs508211212-bit ADC1624Number of channels162412-bit DAC Number of channelsYesQPIOs2116Maximum CPU frequency216 MHz <sup>(6)</sup> Operating voltage1.7 to 3.6 V <sup>(7)</sup> Operating temperatures40 to + 125 °CJunction temperature: -40 to + 125 °C	Communication	USB OTG HS		Yes					
SAI2SDMMC1YesSDMMC2NoYes(4)(5)AESYesGPIOs508211212-bit ADC3Number of channels162412-bit DAC Number of channelsYes 2Maximum CPU frequency216 MHz <sup>(6)</sup> Operating voltage1.7 to 3.6 V <sup>(7)</sup> Operating temperatures40 to + 125 °C			N	0	Ye	es			
$\begin{tabular}{ c c c c c } \hline SDMMC1 & Yes & \\ \hline SDMMC2 & No & Yes^{(4)(5)} & \\ \hline AES & Yes & \\ \hline GPIOs & 50 & 82 & 112 & 138 & \\ \hline 12-bit ADC & & & & \\ \hline 12-bit ADC & & & & & \\ \hline Number of channels & 16 & 24 & \\ \hline 12-bit DAC & & & & & \\ \hline Number of channels & & & & & & \\ \hline 12-bit DAC & & & & & & & \\ \hline Number of channels & & & & & & & & \\ \hline 12-bit DAC & & & & & & & & & \\ \hline Number of channels & & & & & & & & & & \\ \hline 12-bit DAC & & & & & & & & & & & & \\ \hline Number of channels & & & & & & & & & & & & & \\ \hline 12-bit DAC & & & & & & & & & & & & & & & & & \\ \hline Number of channels & & & & & & & & & & & & & & & & & & &$		CAN	1						
SDMMC2         No         Yes <sup>(4)(5)</sup> AES         Yes         GPIOs         50         82         112         138           12-bit ADC         3		SAI	2						
AES       Yes         GPIOs       50       82       112       138         12-bit ADC       3       3         Number of channels       16       24         12-bit DAC       Yes       24         Number of channels       2       12         Maximum CPU frequency       216 MHz <sup>(6)</sup> 0perating voltage         Operating temperatures       -40 to +85 °C /-40 to +105 °C         Junction temperature: -40 to + 125 °C       -40 to + 125 °C		SDMMC1		١	/es				
GPIOs         50         82         112         138           12-bit ADC         3		SDMMC2	No		Yes <sup>(4)(5)</sup>				
12-bit ADC       3         Number of channels       16       24         12-bit DAC       Yes         Number of channels       2         Maximum CPU frequency       216 MHz <sup>(6)</sup> Operating voltage       1.7 to 3.6 V <sup>(7)</sup> Operating temperatures       -40 to +105 °C         Junction temperature: -40 to + 125 °C	AES			٢	/es				
Number of channels162412-bit DAC Number of channelsYes 2Maximum CPU frequency216 MHz <sup>(6)</sup> Operating voltage1.7 to 3.6 V <sup>(7)</sup> Operating temperatures-40 to +85 °C /-40 to +105 °CJunction temperatures:-40 to + 125 °C	GPIOs		50	82	112	138			
12-bit DAC     Yes       Number of channels     2       Maximum CPU frequency     216 MHz <sup>(6)</sup> Operating voltage     1.7 to 3.6 V <sup>(7)</sup> Operating temperatures     Ambient temperatures: -40 to +85 °C /-40 to +105 °C	12-bit ADC				3				
Number of channels     2       Maximum CPU frequency     216 MHz <sup>(6)</sup> Operating voltage     1.7 to 3.6 V <sup>(7)</sup> Operating temperatures     -40 to +85 °C /-40 to +105 °C       Junction temperature:     -40 to + 125 °C	Number of channels		16 24						
Operating voltage     1.7 to 3.6 V <sup>(7)</sup> Operating temperatures     Ambient temperatures: -40 to +85 °C /-40 to +105 °C       Junction temperature: -40 to + 125 °C	12-bit DAC Number of channels								
Operating temperatures     Ambient temperatures: -40 to +85 °C /-40 to +105 °C       Junction temperature: -40 to + 125 °C	Maximum CPU fr	requency	216 MHz <sup>(6)</sup>						
Operating temperatures Junction temperature: -40 to + 125 °C	Operating voltage		1.7 to 3.6 V <sup>(7)</sup>						
Junction temperature: -40 to + 125 °C	Operating tompo	ratures	Ambient	temperatures: -4	0 to +85 °C /-40 to	o +105 °C			
Package LQFP64 LQFP100 LQFP144 LIFBGA176	operating tempe	Operating temperatures		Junction temperature: -40 to + 125 °C					
	Package		LQFP64	LQFP100	LQFP144	UFBGA176			

Table 2. STM32F730x8 features and peripheral counts

1. For the LQFP100 package, only FMC Bank1 is available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select.



# 3.3 Embedded Flash memory

The STM32F730x8 devices embed a Flash memory of 64 Kbytes available for storing programs and data.

The flexible protections can be configured thanks to option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels are available:
  - Level 0: no readout protection
  - Level 1: No access (read, erase, program) to the Flash memory or backup SRAM can be performed while the debug feature is connected or while booting from RAM or system memory bootloader
  - Level 2: debug/chip read protection disabled.
- Write protection (WRP): the protected area is protected against erasing and programming.
- Proprietary code readout protection (PCROP): Flash memory user sectors (0 to 1) can be protected against D-bus read accesses by using the proprietary readout protection (PCROP). The protected area is execute-only.

# 3.4 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

# 3.5 Embedded SRAM

All the devices feature:

- System SRAM up to 256 Kbytes:
  - SRAM1 on AHB bus Matrix: 176 Kbytes
  - SRAM2 on AHB bus Matrix: 16 Kbytes
  - DTCM-RAM on TCM interface (Tighly Coupled Memory interface): 64 Kbytes for critical real-time data.
- Instruction RAM (ITCM-RAM) 16 Kbytes:
  - It is mapped on TCM interface and reserved only for CPU Execution/Instruction useful for critical real-time routines.

The Data TCM RAM is accessible by the GP-DMAs and peripheral DMAs through the specific AHB slave of the CPU. The instruction TCM RAM is reserved only for CPU. It is accessed at CPU clock speed with 0 wait states.

4 Kbytes of backup SRAM


This area is accessible only from the CPU. Its content is protected against possible unwanted write accesses, and is retained in Standby or VBAT mode.




- The V<sub>DDUSB</sub> rising and falling time rate specifications must be respected
- In the operating mode phase, V<sub>DDUSB</sub> could be lower or higher than V<sub>DD</sub>.
  - If the USB (USB OTG\_HS/OTG\_FS) is used, the associated GPIOs powered by  $V_{DDUSB}$  are operating between  $V_{DDUSB\ MIN}$  and  $V_{DDUSB\ MAX}.$

- The V<sub>DDUSB</sub> supplies both USB transceiver (USB OTG\_HS and USB OTG\_FS). If only one USB transceiver is used in the application, the GPIOs associated to the other USB transceiver are still supplied by V<sub>DDUSB</sub>.

- If the USB (USB OTG\_HS/OTG\_FS) is not used, the associated GPIOs powered by  $V_{DDUSB}$  are operating between  $V_{DD\_MIN}$  and  $V_{DD\_MAX}.$ 



#### Figure 6. V<sub>DDUSB</sub> connected to V<sub>DD</sub> power supply



#### Figure 7. $V_{\text{DDUSB}}$ connected to external power supply



All the RTC events (Alarm, WakeUp Timer, Timestamp or Tamper) can generate an interrupt and wakeup the device from the low-power modes.

## 3.18 Low-power modes

The devices support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

• Stop mode

The Stop mode achieves the lowest power consumption while retaining the contents of SRAM and registers. All clocks in the 1.2 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled.

The voltage regulator can be put either in main regulator mode (MR) or in low-power mode (LPR). Both modes can be configured as follows (see *Table 5: Voltage regulator modes in stop mode*):

- Normal mode (default mode when MR or LPR is enabled)
- Under-drive mode.

The device can be woken up from the Stop mode by any of the EXTI line (the EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm / wakeup / tamper / time stamp events, the USB OTG FS/HS wakeup and the LPTIM1 asynchronous interrupt).

Voltage regulator configuration	Main regulator (MR)	Low-power regulator (LPR)
Normal mode	MR ON	LPR ON
Under-drive mode	MR in under-drive mode	LPR in under-drive mode

#### Table 5. Voltage regulator modes in stop mode

#### • Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.2 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, the SRAM and register contents are lost except for registers in the backup domain and the backup SRAM when selected.

The device exits the Standby mode when an external reset (NRST pin), an IWDG reset, a rising or falling edge on one of the 6 WKUP pins (PA0, PA2, PC1, PC13, PI8, PI11), or an RTC alarm / wakeup / tamper /time stamp event occurs.

The Standby mode is not supported when the embedded voltage regulator is bypassed and the 1.2 V domain is controlled by an external power.



- Internal FS OTG PHY support
- For the STM32F730x8 devices: External HS or HS OTG operation supporting ULPI in SDR mode. The OTG PHY is connected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.
- For the STM32F730x8 devices: Internal HS OTG PHY support.
- Internal USB DMA
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected

# Universal Serial Bus controller on-the-go High-Speed PHY controller (USBPHYC) only on STM32F730x8 devices.

The USB HS PHY controller:

- Sets the PHYPLL1/2 values for the PHY HS
- Sets the other controls on the PHY HS
- Controls and monitors the USB PHY's LDO

## 3.31 Random number generator (RNG)

All the devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

## 3.32 Advanced encryption standard hardware accelerator (AES)

The devices embed an AES hardware accelerator which can be used to both encipher and decipher data using AES algorithm.



	Pin N	umbe	er			- •-		i ball definition (continued)	
LQFP64	LQFP100	LQFP144	UFBGA176	Pin name (function after reset) <sup>(1)</sup>	Pin type	I/O structure	Notes	Alternate functions	Additional functions
-	-	78	R15	PB15	I/O	FT	-	OTG_HS_DP	-
_	55	79	P15	PD8	I/O	FT	-	USART3_TX, FMC_D13, EVENTOUT	-
-	56	80	P14	PD9	I/O	FT	-	USART3_RX, FMC_D14, EVENTOUT	-
-	57	81	N15	PD10	I/O	FT	-	USART3_CK, FMC_D15, EVENTOUT	-
-	58	82	N14	PD11	I/O	FT	-	USART3_CTS, QUADSPI_BK1_IO0, SAI2_SD_A, FMC_A16/FMC_CLE, EVENTOUT	-
-	59	83	N13	PD12	I/O	FT	-	TIM4_CH1, LPTIM1_IN1, USART3_RTS, QUADSPI_BK1_IO1, SAI2_FS_A, FMC_A17/FMC_ALE, EVENTOUT	-
-	60	84	M15	PD13	I/O	FT	-	TIM4_CH2, LPTIM1_OUT, QUADSPI_BK1_IO3, SAI2_SCK_A, FMC_A18, EVENTOUT	-
-	-	85	-	VSS	S	-	-	-	-
-	-	86	J13	VDD	S	-	-	-	-
-	61	87	M14	PD14	I/O	FT	-	TIM4_CH3, UART8_CTS, FMC_D0, EVENTOUT	-
-	62	88	L14	PD15	I/O	FT	-	TIM4_CH4, UART8_RTS, FMC_D1, EVENTOUT	-
-	-	89	L15	PG2	I/O	FT	-	FMC_A12, EVENTOUT	-
-	-	90	K15	PG3	I/O	FT	-	FMC_A13, EVENTOUT	-
-	-	91	K14	PG4	I/O	FT	-	FMC_A14/FMC_BA0, EVENTOUT	-
-	-	92	K13	PG5	I/O	FT	-	FMC_A15/FMC_BA1, EVENTOUT	-
-	-	-	-	PG6	I/O	FT	-	EVENTOUT	-
-	-	-	-	PG7	I/O	FT	-	USART6_CK, FMC_INT, EVENTOUT	-

Table 10. STM32F730x8 pin and ball definition (continued)



STM32F730x8

Pinouts and pin description

	Table 12. STM32F730x8 alternate function mapping														
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
Po	ort	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/1 1/LPTIM1	I2C1/2/3/U SART1	SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5	SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SAI1/ UART4	SPI2/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5	SAI2/USART 6/UART4/5/7/ 8/OTG1_FS	CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS	SAI2/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS	SDMMC2	UART7/F MC/SDM MC1/ OTG2_FS	SYS
	PA0	-	TIM2_CH1 /TIM2_ET R	TIM5_CH1	TIM8_ETR	-	-	-	USART2_CT S	UART4_TX	-	SAI2_SD_B	-	-	EVEN TOUT
	PA1	-	TIM2_CH2	TIM5_CH2	-	-	-	-	USART2_RT S	UART4_RX	QUADSPI_ BK1_IO3	SAI2_MCK _B	-	-	EVEN TOUT
	PA2	-	TIM2_CH3	TIM5_CH3	TIM9_CH1	-	-	-	USART2_TX	SAI2_SCK_B	-	-	-	-	EVEN TOUT
	PA3	-	TIM2_CH4	TIM5_CH4	TIM9_CH2	-	-	-	USART2_RX	-	-	OTG_HS_U LPI_D0	-	-	EVEN TOUT
	PA4	-	-	-	-	-	SPI1_NSS /I2S1_WS	SPI3_NSS /I2S3_WS	USART2_CK	-	-	-	-	OTG_HS_ SOF	EVEN TOUT
Port A	PA5	-	TIM2_CH1 /TIM2_ET R	-	TIM8_CH1 N	-	SPI1_SCK /I2S1_CK	-	-	-	-	OTG_HS_U LPI_CK	-	-	EVEN TOUT
	PA6	-	TIM1_BKI N	TIM3_CH1	TIM8_BKIN	-	SPI1_MIS O	-	-	-	TIM13_CH1	-	-	-	EVEN TOUT
	PA7	-	TIM1_CH1 N	TIM3_CH2	TIM8_CH1 N	-	SPI1_MO SI/I2S1_S D	-	-	-	TIM14_CH1	-	-	FMC_SDN WE	EVEN TOUT
	PA8	MCO1	TIM1_CH1	-	TIM8_BKIN 2	I2C3_SCL	-	-	USART1_CK	-	-	OTG_FS_S OF	-	-	EVEN TOUT
	PA9	-	TIM1_CH2	-	-	I2C3_SMB A	SPI2_SCK /I2S2_CK	-	USART1_TX	-	-	-	-	-	EVEN TOUT
	PA10	-	TIM1_CH3	-	-	-	-	-	USART1_RX	-	-	OTG_FS_I D	-	-	EVEN TOUT
	PA11	-	TIM1_CH4	-	-	-	-	-	USART1_CT S	-	CAN1_RX	OTG_FS_D M	-	-	EVEN TOUT

DS12536 Rev 1

5

73/201

74/201

DS12536 Rev 1

				Та	able 12. S	STM32F7	30x8 alte	rnate fur	nction map	ping (cont	inued)				
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF15
Po	ort	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/1 1/LPTIM1	I2C1/2/3/U SART1	SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5	SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SAI1/ UART4	SPI2/I2S2/S PI3/I2S3/US ART1/2/3/UA RT5	SAI2/USART 6/UART4/5/7/ 8/OTG1_FS	CAN1/TIM1 2/13/14/QU ADSPI/ FMC/ OTG2_HS	SAI2/QUAD SPI/SDMM C2/OTG2_ HS/OTG1_ FS	SDMMC2	UART7/F MC/SDM MC1/ OTG2_FS	SYS
	PA12	-	TIM1_ETR	-	-	-	-	-	USART1_RT S	SAI2_FS_B	CAN1_TX	OTG_FS_D P	-	-	EVEN TOUT
	PA13	JTMS- SWDIO	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
Port A	PA14	JTCK- SWCLK	-	-	-	-	-	-	-	-	-	-	-	-	EVEN TOUT
	PA15	JTDI	TIM2_CH1 /TIM2_ET R	-	-	-	SPI1_NSS /I2S1_WS	SPI3_NSS /I2S3_WS	-	UART4_RTS	-	-	-	-	EVEN TOUT
	PB0	-	TIM1_CH2 N	ТІМ3_СНЗ	TIM8_CH2 N	-	-	-	-	UART4_CTS	-	OTG_HS_U LPI_D1	-	-	EVEN TOUT
	PB1	-	TIM1_CH3 N	TIM3_CH4	TIM8_CH3 N	-	-	-	-	-	-	OTG_HS_U LPI_D2	-	-	EVEN TOUT
	PB2	-	-	-	-	-	-	SAI1_SD_ A	SPI3_MOSI/I 2S3_SD	-	QUADSPI_ CLK	-	-	-	EVEN TOUT
	PB3	JTDO/TR ACESWO	TIM2_CH2	-	-	-	SPI1_SCK /I2S1_CK	SPI3_SCK /I2S3_CK	-	-	-	SDMMC2_ D2	-	-	EVEN TOUT
Port B	PB4	NJTRST	-	TIM3_CH1	-	-	SPI1_MIS O	SPI3_MIS O	SPI2_NSS/I2 S2_WS	-	-	SDMMC2_ D3	-	-	EVEN TOUT
	PB5	-	-	TIM3_CH2	-	I2C1_SMB A	SPI1_MO SI/I2S1_S D	SPI3_MO SI/I2S3_S D	-	-	-	OTG_HS_U LPI_D7	-	FMC_SDC KE1	EVEN TOUT
	PB6	-	-	TIM4_CH1	-	I2C1_SCL	-	-	USART1_TX	-	-	QUADSPI_ BK1_NCS	-	FMC_SDN E1	EVEN TOUT
	PB7	-	-	TIM4_CH2	-	I2C1_SDA	-	-	USART1_RX	-	-	-	-	FMC_NL	EVEN TOUT
	PB8	-	-	TIM4_CH3	TIM10_CH 1	I2C1_SCL	-	-	-	-	CAN1_RX	SDMMC2_ D4	-	SDMMC1 _D4	EVEN TOUT

Pinouts and pin description

STM32F730x8

5

Operating power supply range	ADC operation	Maximum Flash memory access frequency with no wait states (f <sub>Flashmax</sub> )	Maximum HCLK frequency vs Flash memory wait states (1)(2)	I/O operation	Possible Flash memory operations
V <sub>DD</sub> =1.7 to 2.1 V <sup>(3)</sup>	Conversion time up to 1.2 Msps	20 MHz	180 MHz with 8 wait states and over-drive OFF	No I/O compensation	8-bit erase and program operations only
V <sub>DD</sub> = 2.1 to 2.4 V	Conversion time up to 1.2 Msps	22 MHz	216 MHz with 9 wait states and over-drive ON	No I/O compensation	16-bit erase and program operations
V <sub>DD</sub> = 2.4 to 2.7 V	Conversion time up to 2.4 Msps	24 MHz	216 MHz with 8 wait states and over-drive ON	I/O compensation works	16-bit erase and program operations
$V_{DD} = 2.7 \text{ to}$ 3.6 V <sup>(4)</sup>	Conversion time up to 2.4 Msps	30 MHz	216 MHz with 7 wait states and over-drive ON	I/O compensation works	32-bit erase and program operations

Table 17. Limitations depending on the operating power supply range

Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is 1. required.

2. Thanks to the ART accelerator on ITCM interface and L1-cache on AXI interface, the number of wait states given here does not impact the execution speed from Flash memory since the ART accelerator or L1-cache allows to achieve a performance equivalent to 0-wait state program execution.

- V<sub>DD</sub>/V<sub>DDA</sub> minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 3.15.2: Internal reset OFF).
- 4. The voltage range for USB full speed PHYs can drop down to 2.7 V. However the electrical characteristics of D- and D+ pins will be degraded between 2.7 and 3 V.

#### 6.3.2 VCAP1/VCAP2 external capacitor

Stabilization for the main regulator is achieved by connecting an external capacitor C<sub>EXT</sub> to the VCAP1/VCAP2 pins. C<sub>EXT</sub> is specified in Table 18.

Note: The VCAP2 pin is not available on the LQFP64 package.




Figure 22. External capacitor C<sub>EXT</sub>

1. Legend: ESR is the equivalent series resistance.

#### Table 18. VCAP1/VCAP2 operating conditions<sup>(1)</sup>

Symbol	Parameter	Conditions
CEXT	Capacitance of external capacitor	2.2 µF
ESR	ESR of external capacitor	< 2 Ω



1. When bypassing the voltage regulator, the two 2.2  $\mu$ F V<sub>CAP</sub> capacitors are not required and should be replaced by two 100 nF decoupling capacitors.

Symbol	Parameter	Conditions
CEXT	Capacitance of external capacitor	4.7 µF
ESR	ESR of external capacitor	between 0.1 $\Omega$ and 0.2 $\Omega$

#### Table 19. VCAP1 operating conditions in the LQFP64 package<sup>(1)</sup>

 When bypassing the voltage regulator, the 4.7 μF V<sub>CAP</sub> capacitor is not required and should be replaced by two 100 nF decoupling capacitors.

### 6.3.3 Operating conditions at power-up / power-down (regulator ON)

Subject to general operating conditions for T<sub>A</sub>.

Table 20. Operating conditions at power-up /	power-down (regulator ON)
--	---------------------------

Symbol	Parameter	Min	Мах	Unit
1	V <sub>DD</sub> rise time rate	20	∞	µs/V
<sup>I</sup> VDD	V <sub>DD</sub> fall time rate	20	8	μ5/ ν

### 6.3.4 Operating conditions at power-up / power-down (regulator OFF)

Subject to general operating conditions for T<sub>A</sub>.

Table 21. Operating conditions at power-up /	power-down (regulator OFF) <sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max	Unit
4	V <sub>DD</sub> rise time rate	Power-up	20	~	
tvdd	V <sub>DD</sub> fall time rate	Power-down	20	8	μs/V
t <sub>VCAP</sub>	$V_{CAP\_1}$ and $V_{CAP\_2}$ rise time rate	Power-up	20	8	μ5/ ν
	$V_{CAP\_1}$ and $V_{CAP\_2}$ fall time rate	Power-down	20	8	

1. To reset the internal logic at power-down, a reset must be applied on pin PA0 when  $V_{\text{DD}}$  reach below 1.08 V.

### 6.3.5 Reset and power control block characteristics

The parameters given in *Table 22* are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 16*.



Symbol	Parameter	Conditions	Conditions		Тур	Max	Unit
		Cycle to cycle at	RMS	-	90	-	ps
	Master I2S clock jitter	12.288 MHz on 48KHz period, N=432, R=5	peak to peak	-	±280	-	ps
Jitter <sup>(3)</sup>	Master 125 Clock Jitter	Average frequency of 12.288 MHz N = 432, R = 5 on 1000 samples		-	90	-	ps
	WS I2S clock jitter	Cycle to cycle at 48 k on 1000 samples	≺Нz	-	400	-	ps
I <sub>DD(PLLI2S)</sub> <sup>(4)</sup>	PLLI2S power consumption on $V_{DD}$	VCO freq = 100 MHz VCO freq = 432 MHz		0.15 0.45	-	0.40 0.75	mA
I <sub>DDA(PLLI2S)</sub> <sup>(4)</sup>	PLLI2S power consumption on $V_{DDA}$	VCO freq = 100 MHz VCO freq = 432 MHz		0.30 0.55	-	0.40 0.85	mA

Table 45.	PLLI2S	characteristics	(continued)
-----------	--------	-----------------	-------------

1. Take care of using the appropriate division factor M to have the specified PLL input clock values.

2. Guaranteed by design.

3. Value given with main PLL running.

4. Guaranteed by characterization results.

#### Table 46. PLLISAI characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
f <sub>PLLSAI_IN</sub>	PLLSAI input clock <sup>(1)</sup>	-		0.95 <sup>(2)</sup>	1	2.10	
f <sub>PLLSAIP_OUT</sub>	PLLSAI multiplier output clock for 48 MHz	- - -		-	48	75	MHz
f <sub>PLLSAIQ_OUT</sub>	PLLSAI multiplier output clock for SAI			-	-	216	IVITIZ
f <sub>VCO_OUT</sub>	PLLSAI VCO output			100	-	432	
t <sub>LOCK</sub>	PLLSAI lock time	VCO freq = 100 MHz		75	-	200	
		VCO freq = 432 MHz	Z	100	-	300	μs
		Cycle to cycle at	RMS	-	90	-	ps
		12.288 MHz on 48KHz period, N=432, R=5	peak to peak	-	±280	-	ps
Jitter <sup>(3)</sup>	Master SAI clock jitter	Average frequency of 12.288 MHz N = 432, R = 5 on 1000 samples	of	-	90	-	ps
	FS clock jitter	Cycle to cycle at 48 KHz on 1000 samples		-	400	-	ps



- 1. Tj can not go above 125°C (current consumption limitation).
- 2. Guaranteed by characterization results.
- 3. Cycling performed over the whole temperature range.

#### 6.3.17 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A burst of fast transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 56*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter	Conditions	Level/ Class
V <sub>FESD</sub>	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD}$ = 3.3 V, $T_A$ = +25 °C, f <sub>HCLK</sub> = 216 MHz, conforms to IEC 61000-4-2	2B
V <sub>EFTB</sub>	Fast transient voltage burst limits to be applied through 100 pF on $V_{DD}$ and $V_{SS}$ pins to induce a functional disturbance	$V_{DD}$ = 3.3 V, T <sub>A</sub> =+25 °C, f <sub>HCLK</sub> = 216 MHz, conforms to IEC 61000-4-2	5A

#### Table 56. EMS characteristics

As a consequence, it is recommended to add a serial resistor (1 k $\Omega$ ) located as close as possible to the MCU to the pins exposed to noise (connected to tracks longer than 50 mm on PCB).

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations



OSPEEDRy [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
			$C_L = 30 \text{ pF}, V_{DD} \ge 2.7 \text{ V}$	-	-	100 <sup>(4)</sup>	
			C <sub>L</sub> = 30 pF, V <sub>DD</sub> ≥ 1.8 V	-	-	50	
	f	Maximum frequency <sup>(3)</sup>	C <sub>L</sub> = 30 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	42.5	MHz
	t <sub>max(IO)out</sub>		C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.7 V	-	-	180 <sup>(4)</sup>	
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.8 V	-	-	100	
11			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 1.7 V	-	-	72.5	
11			C <sub>L</sub> = 30 pF, V <sub>DD</sub> ≥ 2.7 V	-	-	4	
			C <sub>L</sub> = 30 pF, V <sub>DD</sub> ≥1.8 V	-	-	6	
	t <sub>f(IO)out</sub> /	Output high to low level fall	C <sub>L</sub> = 30 pF, V <sub>DD</sub> ≥1.7 V	-	-	7	
	t <sub>r(IO)out</sub>	time and output low to high level rise time	C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥ 2.7 V	-	-	2.5	ns
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥1.8 V	-	-	3.5	
			C <sub>L</sub> = 10 pF, V <sub>DD</sub> ≥1.7 V	-	-	4	
-	tEXTIpw	Pulse width of external signals detected by the EXTI controller	-	10	-	-	ns


Table 63. I/O AC characteristics<sup>(1)(2)</sup> (continued)

1. Guaranteed by design.

2. The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the STM32F72xxx and STM32F73xxx reference manual for a description of the GPIOx\_SPEEDR GPIO port output speed register.

3. The maximum frequency is defined in *Figure 37*.

4. For maximum frequencies above 50 MHz and  $V_{DD}$  > 2.4 V, the compensation cell should be used.



#### Figure 37. I/O AC characteristics definition



### 6.3.21 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R<sub>PU</sub> (see *Table 61: I/O static characteristics*).

Unless otherwise specified, the parameters given in *Table 64* are derived from tests performed under the ambient temperature and  $V_{DD}$  supply voltage conditions summarized in *Table 16*.


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(1)</sup>	$V_{IN} = V_{SS}$	30	40	50	kΩ
V <sub>F(NRST)</sub> <sup>(2)</sup>	NRST Input filtered pulse	-	-	-	100	ns
V <sub>NF(NRST)</sub> <sup>(2)</sup>	NRST Input not filtered pulse	V <sub>DD</sub> > 2.7 V	300	-	-	ns
T <sub>NRST_OUT</sub>	Generated reset pulse duration	Internal Reset source	20	-	-	μs

Table 64. NRST pin characteristics

1. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).

2. Guaranteed by design.





1. The reset network protects the device against parasitic resets. 0.1 uF capacitor must be placed as close as possible to the chip.

2. The user must ensure that the level on the NRST pin can go below the  $V_{IL(NRST)}$  max level specified in *Table 64*. Otherwise the reset is not taken into account by the device.



			· ,	-		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>VREF+</sub> <sup>(2)</sup>	ADC V <sub>REF</sub> DC current consumption in conversion mode	-	-	300	500	μA
I <sub>VDDA</sub> <sup>(2)</sup>	ADC V <sub>DDA</sub> DC current consumption in conversion mode	-	-	1.6	1.8	mA

Table 67. ADC characteristics (continued)

1. V<sub>DDA</sub> minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 3.15.2: Internal reset OFF).

2. Guaranteed by characterization results.

3.  $V_{\mathsf{REF}^+}$  is internally connected to  $V_{\mathsf{DDA}}$  and  $V_{\mathsf{REF}^-}$  is internally connected to  $V_{\mathsf{SSA}}.$ 

4.  $R_{ADC}$  maximum value is given for V<sub>DD</sub>=1.7 V, and minimum value for V<sub>DD</sub>=3.3 V.

5. For external triggers, a delay of 1/f<sub>PCLK2</sub> must be added to the latency specified in Table 67.

#### Equation 1: R<sub>AIN</sub> max formula

$$R_{AIN} = \frac{(k-0.5)}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The formula above (*Equation 1*) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of sampling periods defined in the ADC\_SMPR1 register.

Symbol	Parameter	Test conditions	Тур	Max <sup>(1)</sup>	Unit
ET	Total unadjusted error	( ( <b>0</b> , 10)	±3	±4	
EO	Offset error	f <sub>ADC</sub> =18 MHz V <sub>DDA</sub> = 1.7 to 3.6 V	±2	±3	
EG	Gain error	$V_{\text{REF}}$ = 1.7 to 3.6 V	±1	±3	LSB
ED	Differential linearity error	V <sub>DDA</sub> – V <sub>REF</sub> < 1.2 V	±1	±2	
EL	Integral linearity error	]	±2	±3	

Table 68. ADC static accuracy at f<sub>ADC</sub> = 18 MHz

1. Guaranteed by characterization results.

Table 69. ADC static accurac	y at f <sub>ADC</sub> = 30 MHz
------------------------------	--------------------------------

Symbol	Parameter	Test conditions	Тур	Max <sup>(1)</sup>	Unit
ET	Total unadjusted error		±2	±5	
EO	Offset error	f <sub>ADC</sub> = 30 MHz, R <sub>AIN</sub> < 10 kΩ	±1.5	±2.5	
EG	Gain error	V <sub>DDA</sub> = 2.4 to 3.6 V,	±1.5	±4	LSB
ED	Differential linearity error	V <sub>REF</sub> = 1.7 to 3.6 V, V <sub>DDA</sub> –V <sub>REF</sub> < 1.2 V	±1	±2	
EL	Integral linearity error		±1.5	±3	

1. Guaranteed by characterization results.



Т

٦

#### SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 81* for the SPI interface are derived from tests performed under the ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in *Table 16*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V<sub>DD</sub>

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
		Master mode SPI1,4,5 2.7≤VDD≤3.6	-	-	54 <sup>(2)</sup>		
		Master mode SPI1,4,5 1.71≤VDD≤3.6	-	-	27		
		Master transmitter mode SPI1,4,5 1.71≤VDD≤3.6	-	-	54		
f <sub>SCK</sub> 1/t <sub>c(SCK)</sub>	SPI clock frequency	SPI clock frequency	Slave receiver mode SPI1,4,5 1.71≤VDD≤3.6	-	-	54	MHz
			Slave mode transmitter/full duplex SPI1,4,5 2.7≤VDD≤3.6	-	-	50 <sup>(3)</sup>	
		Slave mode transmitter/full duplex SPI1,4,5 1.71≤VDD≤3.6	-	-	37 <sup>(3)</sup>		
		Master & Slave mode SPI2,3 1.71≤VDD≤3.6	-	-	27		
tsu(NSS)	NSS setup time	Slave mode, SPI presc = 2	4xTpclk	-	-		
th(NSS)	NSS hold time	Slave mode, SPI presc = 2	2xTpclk	-	-	ns	
tw(SCKH) tw(SCKL)	SCK high and low time	Master mode	Tpclk-1	Tpclk	Tpclk+1		








Table 105. Switching characteristics for NAND Flash read cycles<sup>(1)</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>w(N0E)</sub>	FMC_NOE low width	4Thclk -0.5	4Thclk +0.5	
t <sub>su(D-NOE)</sub>	FMC_D[15-0] valid data before FMC_NOE high 11			
t <sub>h(NOE-D)</sub>	FMC_D[15-0] valid data after FMC_NOE high	0	-	ns
t <sub>d(ALE-NOE)</sub>	FMC_ALE valid before FMC_NOE low -		3Thclk +1.5	
t <sub>h(NOE-ALE)</sub>	FMC_NWE high to FMC_ALE invalid	4Thclk - 2	-	

1. Guaranteed by characterization results.

Table 106. Switchin	g characteristics for NANE	) Flash write cvcles <sup>(1)</sup>

Symbol	Parameter	Min	Мах	Unit
t <sub>w(NWE)</sub>	FMC_NWE low width	4Thclk -0.5	4Thclk +0.5	
t <sub>v(NWE-D)</sub>	FMC_NWE low to FMC_D[15-0] valid	0	-	
t <sub>h(NWE-D)</sub>	FMC_NWE high to FMC_D[15-0] invalid	-	ns	
t <sub>d(D-NWE)</sub>	FMC_D[15-0] valid before FMC_NWE high 5Thclk - 1 -		-	115
t <sub>d(ALE-NWE)</sub>	t <sub>d(ALE-NWE)</sub> FMC_ALE valid before FMC_NWE low -		3Thclk +1.5	
t <sub>h(NWE-ALE)</sub>	FMC_NWE high to FMC_ALE invalid	2Thclk - 2	-	


1. Guaranteed by characterization results.




aata (continuou)						
Symbol	millimeters		inches <sup>(1)</sup>			
	Min	Тур	Мах	Min	Тур	Мах
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	-	12.000	-	-	0.4724	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
CCC	-	-	0.080	-	-	0.0031

# Table 116. LQPF100, 14 x 14 mm 100-pin low-profile quad flat package mechanicaldata (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.






1. Dimensions are expressed in millimeters.




#### LQP144 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.





 Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.



# **Revision history**

Date	Revision	Changes
27-Jun-2018	1	Initial release.

#### Table 123. Document revision history

