

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	8051
Core Size	8-Bit
Speed	25MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	DMA, LCD, POR, PWM, WDT
Number of I/O	57
Program Memory Size	128KB (128K × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8.25K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.8V
Data Converters	A/D 16x10b/12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/c8051f960-a-gqr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

15. Encoder/Decoder	207
15.1. Manchester Encoding	208
15.2. Manchester Decoding	209
15.3. Three-out-of-Six Encoding	210
15.4. Three-out-of-Six Decoding	211
15.5. Encoding/Decoding with SFR Access	212
15.6. Decoder Error Interrupt	212
15.7. Using the ENC0 module with the DMA	213
16. Special Function Registers	216
16.1. SFR Paging	216
16.2. Interrupts and SFR Paging	216
16.3. SFR Page Stack Example	218
17. Interrupt Handler	237
17.1. Enabling Interrupt Sources	237
17.2. MCU Interrupt Sources and Vectors	237
17.3. Interrupt Priorities	238
17.4. Interrupt Latency	238
17.5. Interrupt Register Descriptions	240
17.6. External Interrupts INT0 and INT1	247
18. Flash Memory	249
18.1. Programming the Flash Memory	249
18.1.1. Flash Lock and Key Functions	249
18.1.2. Flash Erase Procedure	249
18.1.3. Flash Write Procedure	250
18.1.4. Flash Write Optimization	251
18.2. Non-volatile Data Storage	252
18.3. Security Options	252
18.4. Determining the Device Part Number at Run Time	254
18.5. Flash Write and Erase Guidelines	255
18.5.1. VDD Maintenance and the VDD Monitor	255
18.5.2. PSWE Maintenance	256
18.5.3. System Clock	256
18.6. Minimizing Flash Read Current	257
19. Power Management	262
19.1. Normal Mode	263
19.2. Idle Mode	263
19.3. Stop Mode	264
19.4. Low Power Idle Mode	264
19.5. Suspend Mode	268
19.6. Sleep Mode	268
19.7. Configuring Wakeup Sources	269
19.8. Determining the Event that Caused the Last Wakeup	269
19.9. Power Management Specifications	273
20. On-Chip DC-DC Buck Converter (DC0)	274
20.1. Startup Behavior	275



# C8051F96x

	28.2. SMBus Configuration	387
	28.3. SMBus Operation	387
	28.3.1. Transmitter Vs. Receiver	388
	28.3.2. Arbitration	388
	28.3.3. Clock Low Extension	388
	28.3.4. SCL Low Timeout	388
	28.3.5. SCL High (SMBus Free) Timeout	389
	28.4. Using the SMBus	389
	28.4.1. SMBus Configuration Register	389
	28.4.2. SMB0CN Control Register	393
	28.4.3. Hardware Slave Address Recognition	395
	28.4.4. Data Register	398
	28.5. SMBus Transfer Modes	398
	28.5.1. Write Sequence (Master)	398
	28.5.2. Read Sequence (Master)	399
	28.5.3. Write Sequence (Slave)	400
	28.5.4. Read Sequence (Slave)	401
	28.6. SMBus Status Decoding	402
29	. UARTO	407
	29.1. Enhanced Baud Rate Generation	408
	29.2. Operational Modes	409
	29.2.1. 8-Bit UAR I	409
	29.2.2. 9-Bit UART	409
	29.3. Multiprocessor Communications	410
30	. Enhanced Serial Peripheral Interface (SPI0)	416
	30.1. Signal Descriptions	417
	30.1.1. Master Out, Slave In (MOSI)	417
	30.1.2. Master In, Slave Out (MISO)	417
	30.1.3. Serial Clock (SCK)	417
	30.1.4. Slave Select (NSS)	417
	30.2. SPI0 Master Mode Operation	417
	30.3. SPI0 Slave Mode Operation	419
	30.4. SPI0 Interrupt Sources	420
	30.5. Serial Clock Phase and Polarity	420
22	30.6. SPI Special Function Registers	422
32	22.4 Timer 0 and Timer 1	448
	32.1. Timer U and Timer 1	450
	32.1.1. Mode 0. 13-bit Counter/Timer	450
	32.1.2. Mode 2: 9 bit Counter/Timer with Auto Polood	451
	32.1.5. Mode 2. o-bit Counter/Timer With Auto-Reload	451
	32.1.4. WOULD S. TWO O'DIL COUTIET/ TIMETS (TIMET O'OTILY)	402
	22.2. IIIItit 2	400
	32.2.1. TO DIL TIMEL WILL AUTO-Delead	400
	32.2.2. O-DIL TITTETS WILL AULU-REIUdu	409
	32.2.3. Comparator 0/Smart Clock Capture Mode	409



### Table 4.4. Digital Supply Current with DC-DC Converter Disabled (Continued)

-40 to +85 °C, 25 MHz system clock unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Units
Digital Supply Current	1.8 V, T = 25 °C, static LCD	—	1.3	—	μA
(Sleep Mode, SmaRTClock	1.8 V, T = 25 °C, 2-Mux LCD	—	1.8	—	
running, 32.768 kHz Crys-	1.8 V, T = 25 °C, 3-Mux LCD	—	1.8	—	
tal, LCD Contrast Mode 3 (2.7 V), charge pump enabled, 60 Hz refresh rate, driving 32 segment pins w/ no load)	1.8 V, T = 25 °C, 4-Mux LCD		2.0		

Notes:

- Active Current measure using typical code loop Digital Supply Current depends upon the particular code being executed. Digital Supply Current depends on the particular code being executed. The values in this table are obtained with the CPU executing a mix of instructions in two loops: djnz R1, \$, followed by a loop that accesses an SFR, and moves data around using the CPU (between accumulator and b-register). The supply current will vary slightly based on the physical location of this code in flash. As described in the Flash Memory chapter, it is best to align the jump addresses with a flash word address (byte location /4), to minimize flash accesses and power consumption.
- 2. Includes oscillator and regulator supply current.
- 3. Based on device characterization data; Not production tested.
- 4. Measured with one-shot enabled.
- 5. Low-Power Idle mode current measured with CLKMODE = 0x04, PCON = 0x01, and PCLKEN = 0x0F.
- 6. Using SmaRTClock osillator with external 32.768 kHz CMOS clock. Does not include crystal bias current.
- 7. Low-Power Idle mode current measured with CLKMODE = 0x04, PCON = 0x01, and PCLKEN = 0x00.



Parameter	Description	Min*	Max*	Units
T <sub>ACS</sub>	Address/Control Setup Time	0	3 x T <sub>SYSCLK</sub>	ns
T <sub>ACW</sub>	Address/Control Pulse Width	1 x T <sub>SYSCLK</sub>	16 x T <sub>SYSCLK</sub>	ns
T <sub>ACH</sub>	Address/Control Hold Time	0	3 x T <sub>SYSCLK</sub>	ns
T <sub>ALEH</sub>	Address Latch Enable High Time	1 x T <sub>SYSCLK</sub>	4 x T <sub>SYSCLK</sub>	ns
T <sub>ALEL</sub>	Address Latch Enable Low Time	1 x T <sub>SYSCLK</sub>	4 x T <sub>SYSCLK</sub>	ns
T <sub>WDS</sub>	Write Data Setup Time	1 x T <sub>SYSCLK</sub>	19 x T <sub>SYSCLK</sub>	ns
T <sub>WDH</sub>	Write Data Hold Time	0	3 x T <sub>SYSCLK</sub>	ns
T <sub>RDS</sub>	Read Data Setup Time	20		ns
T <sub>RDH</sub>	Read Data Hold Time	0		ns
*Note: T <sub>SYSCLK</sub> is	equal to one period of the device system clock (S)	YSCLK).	•	

Table 10.2. AC Parameters for External Memory Interface



### 14.6. Block Cipher Modes

### 14.6.1. Cipher Block Chaining Mode

The Cipher Block Chaining (CBC) Mode algorithm significantly improves the strength of basic AES encryption by making each block encryption be a function of the previous block in addition to the current Plaintext and key. This algorithm is shown inFigure 14.4



Figure 14.4. Cipher Block Chaining Mode



### 14.6.5. Counter Mode

The Counter (CTR) Mode uses a sequential counter which is incremented after each block. This turns the block cipher into a stream cipher. This algorithm is shown inFigure 14.4. Note that the decryption operation actually uses the encryption key and encryption block cipher. The XOR operation is always on the output of the Cipher. The counter is a 16-byte block. Often the several bytes of the counter are initialized to a nonce (number used once). The last byte of the counter is incremented and propagated. Thus, the counter is treated as a 16-byte big endian integer.



Figure 14.7. Counter Mode



198

# SFR Definition 15.2. ENC0L: ENC0 Data Low Byte

Bit	7	6	5	4	3	2	1	0
Name	ENCOL[7:0]							
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
SFR Page = 0x2; SFR Address = 0xC2; Bit-Addressable								
D:4	Name Function							

Bit	Name	Function
7:0	ENC0L[7:0]	ENC0 Data Low Byte.

## SFR Definition 15.3. ENC0M: ENC0 Data Middle Byte

Bit	7	6	5	4	3	2	1	0
Nam	ENCOM[7:0]							
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Rese	et 0	0	0	0	0	0	0	0
SFR F	Page = 0x2; SF	R Address	= 0xC3; Bit-A	ddressable				
Bit	Name		Function					
7:0	ENC0M[7:0	)] ENCO	ENC0 Data Middle Byte.					

### SFR Definition 15.4. ENC0H: ENC0 Data High Byte

Bit	7	6	5	4	3	2	1	0
Name	ENC0H[7:0]							
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

SFR Page = 0x2; SFR Address = 0xC4; Bit-Addressable

Bit	Name	Function
7:0	ENC0H[7:0]	ENC0 Data High Byte.



# SFR Definition 17.2. IP: Interrupt Priority

Bit	7	6         5         4         3         2         1         0							
Nam	е	PSPI0 PT2 PS0 PT1 PX1 PT0 PX0							
Туре	e R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Rese	et 1	0	0	0	0	0	0	0	
SFR F	Page = All P	ages; SFR Add	lress = 0xB8	; Bit-Addres	sable				
Bit	Name				Function				
7	Unused	Read = 1b, W	rite = don't c	are.					
6	PSPI0	Serial Periphe	eral Interfac	ce (SPI0) Int	errupt Prior	ity Control.			
		This bit sets th	e priority of	the SPI0 int	errupt.				
		1: SPI0 interru	pt set to hig	h priority leve	el.				
5	PT2	Timer 2 Interr	upt Priority	Control.					
		This bit sets th	e priority of	the Timer 2	interrupt.				
		0: Timer 2 inte 1: Timer 2 inte	rrupt set to	low priority ie high priority	evel. Ievel				
1	PSO			Control					
-	100	This bit sets th	e priority of	the UART0	interrupt.				
		0: UART0 inte	rrupt set to I	ow priority le	evel.				
		1: UART0 inte	rrupt set to I	high priority	evel.				
3	PT1	Timer 1 Interr	upt Priority	Control.					
		0. Timer 1 inte	rrupt set to	the Timer 1	interrupt. evel				
		1: Timer 1 inte	rrupt set to	high priority	level.				
2	PX1	External Inter	rupt 1 Prio	rity Control					
		This bit sets th	e priority of	the External	Interrupt 1 i	nterrupt.			
		0: External Int	errupt 1 set	to low priorit to high priori	y level. ity level				
1	PT0	Timer 0 Interr	Timer 0 Interrupt Priority Control						
		This bit sets the priority of the Timer 0 interrupt.							
		0: Timer 0 interrupt set to low priority level.							
		1: Timer 0 inte	rrupt set to	high priority	level.				
0	PX0	External Inter	rupt 0 Prio	the External	InterruntΩi	nterrunt			
		0: External Int	errupt 0 set	to low priorit	y level.	nonupi.			
		1: External Internal	errupt 0 set	to high prior	ity level.				



The level of flash security depends on the flash access method. The three flash access methods that can be restricted are reads, writes, and erases from the C2 debug interface, user firmware executing on unlocked pages, and user firmware executing on locked pages. Table 18.1 summarizes the flash security features of the C8051F96x devices.

Action	C2 Debug	User Firmware executing from:			
	Interface	an unlocked page	a locked page		
Read, Write or Erase unlocked pages (except page with Lock Byte)	Permitted	Permitted	Permitted		
Read, Write or Erase locked pages (except page with Lock Byte)	Not Permitted	Flash Error Reset	Permitted		
Read or Write page containing Lock Byte (if no pages are locked)	Permitted	Permitted	Permitted		
Read or Write page containing Lock Byte (if any page is locked)	Not Permitted	Flash Error Reset	Permitted		
Read contents of Lock Byte (if no pages are locked)	Permitted	Permitted	Permitted		
Read contents of Lock Byte (if any page is locked)	Not Permitted	Flash Error Reset	Permitted		
Erase page containing Lock Byte (if no pages are locked)	Permitted	Flash Error Reset	Flash Error Reset		
Erase page containing Lock Byte—Unlock all pages (if any page is locked)	C2 Device Erase Only	Flash Error Reset	Flash Error Reset		
Lock additional pages (change 1s to 0s in the Lock Byte)	Not Permitted	Flash Error Reset	Flash Error Reset		
Unlock individual pages (change 0s to 1s in the Lock Byte)	Not Permitted	Flash Error Reset	Flash Error Reset		
Read, Write or Erase Reserved Area	Not Permitted	Flash Error Reset	Flash Error Reset		

Table	18.1.	Flash	Security	Summarv
TUDIC	10.1.	i iusii	occurry	Gammary

C2 Device Erase—Erases all flash pages including the page containing the Lock Byte.

Flash Error Reset—Not permitted; Causes Flash Error Device Reset (FERROR bit in RSTSRC is '1' after reset).

- All prohibited operations that are performed via the C2 interface are ignored (do not cause device reset).

- Locking any flash page also locks the page containing the Lock Byte.

- Once written to, the Lock Byte cannot be modified except by performing a C2 Device Erase.

- If user code writes to the Lock Byte, the Lock does not take effect until the next device reset.



SFR Definition 19.3	3. CLKMODE: Clock Mode
---------------------	------------------------

Bit	7	6	5	4	3	2	1	0
Name	Reserved	Reserved	Reserved	Reserved	Reserved	LPMEN	Reserved	Reserved
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

SFR Page = 0xF; SFR Address = 0xFD; Bit-Addressable

Bit	Name	Function
7:3	Reserved	Read = 0b; Write = Must write 00000b.
2	LPMEN	Low Power Mode Enable.
		Setting this bit allows the device to enter Low Power Active or Idle Mode.
1	Reserved	Read = 0b; Must write 0b.
0	Reserved	Read = 0b; Must write 0b.



### 22.3. External Reset

The external RST pin provides a means for external circuitry to force the device into a reset state. Asserting an active-low signal on the RST pin generates a reset; an external pullup and/or decoupling of the RST pin may be necessary to avoid erroneous noise-induced resets. See Table 4.6 for complete RST pin specifications. The external reset remains functional even when the device is in the low power suspend and sleep modes. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.

### 22.4. Missing Clock Detector Reset

The missing clock detector (MCD) is a one-shot circuit that is triggered by the system clock. If the system clock remains high or low for more than 100  $\mu$ s, the one-shot will time out and generate a reset. After a MCD reset, the MCDRSF flag (RSTSRC.2) will read 1, signifying the MCD as the reset source; otherwise, this bit reads 0. Writing a 1 to the MCDRSF bit enables the Missing Clock Detector; writing a 0 disables it. The missing clock detector reset is automatically disabled when the device is in the low power suspend or sleep mode. Upon exit from either low power state, the enabled/disabled state of this reset source is restored to its previous value. The state of the RST pin is unaffected by this reset.

### 22.5. Comparator0 Reset

Comparator0 can be configured as a reset source by writing a 1 to the CORSEF flag (RSTSRC.5). Comparator0 should be enabled and allowed to settle prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage (on CP0+) is less than the inverting input voltage (on CP0–), the device is put into the reset state. After a Comparator0 reset, the CORSEF flag (RSTSRC.5) will read 1 signifying Comparator0 as the reset source; otherwise, this bit reads 0. The Comparator0 reset source remains functional even when the device is in the low power <u>suspend</u> and sleep states as long as Comparator0 is also enabled as a wake-up source. The state of the RST pin is unaffected by this reset.

### 22.6. PCA Watchdog Timer Reset

The programmable watchdog timer (WDT) function of the programmable counter array (PCA) can be used to prevent software from running out of control during a system malfunction. The PCA WDT function can be enabled or disabled by software as described in Section "33.4. Watchdog Timer Mode" on page 481; the WDT is enabled and clocked by SYSCLK / 12 following any reset. If a system malfunction prevents user software from updating the WDT, a reset is generated and the WDTRSF bit (RSTSRC.5) is set to 1. The PCA Watchdog Timer reset source is automatically disabled when the device is in the low power suspend or sleep mode. Upon exit from either low power state, the enabled/disabled state of this reset source is restored to its previous value. The state of the RST pin is unaffected by this reset.



# C8051F96x

### 26.3.2. Contrast Control Mode 2 (Minimum Contrast Mode)

In Contrast Control Mode 2, a minimum contrast voltage is maintained, as shown in Figure 26.4. The VLCD supply is powered directly from VBAT as long as VBAT is higher than the programmable VBAT monitor threshold voltage. As soon as the VBAT supply monitor detects that VBAT has dropped below the programmed value, the charge pump will be automatically enabled in order to acheive the desired minimum contrast voltage on VLCD. Minimum Contrast Mode is selected using the following procedure:

- 1. Clear Bit 2 of the LCD0MSCN register to 0b (LCD0MSCN &= ~0x04)
- 2. Set Bit 0 of the LCD0MSCF register to 1b (LCD0MSCF |= 0x01)
- 3. Set Bit 3 of the LCD0PWR register to 1b (LCD0PWR |= 0x08)
- 4. Set Bit 7 of the LCD0VBMCN register to 1b (LCD0VBMCN |= 0x80)





### 26.3.3. Contrast Control Mode 3 (Constant Contrast Mode)

In Contrast Control Mode 3, a constant contrast voltage is maintained. The VLCD supply is regulated to the programmed contrast voltage using a variable resistor between VBAT and VLCD as long as VBAT is higher than the programmable VBAT monitor threshold voltage. As soon as the VBAT supply monitor detects that VBAT has dropped below the programmed value, the charge pump will be automatically enabled in order to acheive the desired contrast voltage on VLCD. Constant Contrast Mode is selected using the following procedure:

- 1. Set Bit 2 of the LCD0MSCN register to 1b (LCD0MSCN |= 0x04)
- 2. Clear Bit 0 of the LCD0MSCF register to 0b (LCD0MSCF &= ~0x01)
- 3. Set Bit 3 of the LCD0PWR register to 1b (LCD0PWR |= 0x08)
- 4. Set Bit 7 of the LCD0VBMCN register to 1b (LCD0VBMCN |= 0x80)



Figure 26.5. Contrast Control Mode 3





Figure 28.7. Typical Slave Write Sequence

### 28.5.4. Read Sequence (Slave)

During a read sequence, an SMBus master reads data from a slave device. The slave in this transfer will be a receiver during the address byte, and a transmitter during all data bytes. When slave events are enabled (INH = 0), the interface enters Slave Receiver Mode (to receive the slave address) when a START followed by a slave address and direction bit (READ in this case) is received. If hardware ACK generation is disabled, upon entering Slave Receiver Mode, an interrupt is generated and the ACKRQ bit is set. The software must respond to the received slave address with an ACK, or ignore the received slave address with a NACK. If hardware ACK generation is enabled, the hardware will apply the ACK for a slave address which matches the criteria set up by SMB0ADR and SMB0ADM. The interrupt will occur after the ACK cycle.

If the received slave address is ignored (by software or hardware), slave interrupts will be inhibited until the next START is detected. If the received slave address is acknowledged, zero or more data bytes are transmitted. If the received slave address is acknowledged, data should be written to SMB0DAT to be transmitted. The interface enters Slave Transmitter Mode, and transmits one or more bytes of data. After each byte is transmitted, the master sends an acknowledge bit; if the acknowledge bit is an ACK, SMB0DAT should be written with the next data byte. If the acknowledge bit is a NACK, SMB0DAT should not be written to before SI is cleared (an error condition may be generated if SMB0DAT is written following a received NACK while in Slave Transmitter Mode). The interface exits Slave Transmitter Mode after receiving a STOP. Note that the interface will switch to Slave Receiver Mode if SMB0DAT is not written following a slave Transmitter interrupt. Figure 28.8 shows a typical slave read sequence. Two transmitted data bytes are shown, though any number of bytes may be transmitted. All of the "data byte transferred" interrupts occur **after** the ACK cycle in this mode, regardless of whether hardware ACK generation is enabled.



# Table 29.2. Timer Settings for Standard Baud RatesUsing an External 22.1184 MHz Oscillator

			Frequ	Jency: 22.1184	MHz		
	Target Baud Rate (bps)	Baud Rate % Error	Oscilla- tor Divide Factor	Timer Clock Source	SCA1–SCA0 (pre-scale select) <sup>1</sup>	T1M <sup>1</sup>	Timer 1 Reload Value (hex)
	230400	0.00%	96	EXTCLK / 8	11	0	0xFA
	115200	0.00%	192	EXTCLK / 8	11	0	0xF4
ε.	57600	0.00%	384	EXTCLK / 8	11	0	0xE8
< fro	28800	0.00%	768	EXTCLK / 8	11	0	0xD0
SCL	14400	0.00%	1536	EXTCLK / 8	11	0	0xA0
SYS Inte	9600	0.00%	2304	EXTCLK / 8	11	0	0x70
Notes:							

1. SCA1–SCA0 and T1M bit definitions can be found in Section 32.1.

2. X = Don't care.



# 30. Enhanced Serial Peripheral Interface (SPI0)

The Enhanced Serial Peripheral Interface (SPI0) provides access to a flexible, full-duplex synchronous serial bus. SPI0 can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select SPI0 in slave mode, or to disable Master Mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a chip-select output in master mode, or disabled for 3-wire operation. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.









# Figure 30.7. Slave Mode Data/Clock Timing (CKPHA = 1)

### **30.6. SPI Special Function Registers**

SPI0 is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI0 Bus are described in the following figures.



Rev. 0.3

# SFR Definition 30.2. SPI0CN: SPI0 Control

Bit	7	6	5	4	3	2	1	0
Name	SPIF	WCOL	MODF	RXOVRN	NSSMD[1:0]		TXBMT	SPIEN
Туре	R/W	R/W	R/W	R/W	R/W		R	R/W
Reset	0	0	0	0	0	1	1	0

### SFR Page = 0x0; SFR Address = 0xF8; Bit-Addressable

Bit	Name	Function
7	SPIF	SPI0 Interrupt Flag.
		This bit is set to logic 1 by hardware at the end of a data transfer. If SPI interrupts are enabled, an interrupt will be generated. This bit is not automatically cleared by hardware, and must be cleared by software.
6	WCOL	Write Collision Flag.
		This bit is set to logic 1 if a write to SPI0DAT is attempted when TXBMT is 0. When this occurs, the write to SPI0DAT will be ignored, and the transmit buffer will not be written. If SPI interrupts are enabled, an interrupt will be generated. This bit is not automatically cleared by hardware, and must be cleared by software.
5	MODF	Mode Fault Flag.
		This bit is set to logic 1 by hardware when a master mode collision is detected (NSS is low, MSTEN = 1, and NSSMD[1:0] = 01). If SPI interrupts are enabled, an interrupt will be generated. This bit is not automatically cleared by hardware, and must be cleared by software.
4	RXOVRN	Receive Overrun Flag (valid in slave mode only).
		This bit is set to logic 1 by hardware when the receive buffer still holds unread data from a previous transfer and the last bit of the current transfer is shifted into the SPI0 shift register. If SPI interrupts are enabled, an interrupt will be generated. This bit is not automatically cleared by hardware, and must be cleared by software.
3:2	NSSMD[1:0]	Slave Select Mode.
		<ul> <li>Selects between the following NSS operation modes:</li> <li>(See Section 30.2 and Section 30.3).</li> <li>00: 3-Wire Slave or 3-Wire Master Mode. NSS signal is not routed to a port pin.</li> <li>01: 4-Wire Slave or Multi-Master Mode (Default). NSS is an input to the device.</li> <li>1x: 4-Wire Single-Master Mode. NSS signal is mapped as an output from the device and will assume the value of NSSMD0.</li> </ul>
1	TXBMT	Transmit Buffer Empty.
		This bit will be set to logic 0 when new data has been written to the transmit buffer. When data in the transmit buffer is transferred to the SPI shift register, this bit will be set to logic 1, indicating that it is safe to write a new byte to the transmit buffer.
0	SPIEN	SPI0 Enable.
		0: SPI disabled. 1: SPI enabled.





Figure 31.2. Multiple-Master Mode Connection Diagram



Figure 31.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram



Figure 31.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram



# SFR Definition 32.1. CKCON: Clock Control

Bit	7	6	5	4	3	2	1	0
Name	ТЗМН	T3ML	T2MH	T2ML	T1M	ТОМ	SCA[1:0]	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0

### SFR Page = 0x0; SFR Address = 0x8E

Bit	Name	Function
7	ТЗМН	Timer 3 High Byte Clock Select.
		0: Timer 3 high byte uses the clock defined by the T3XCLK bit in TMR3CN. 1: Timer 3 high byte uses the system clock.
6	T3ML	Timer 3 Low Byte Clock Select.
		Selects the clock supplied to Timer 3. Selects the clock supplied to the lower 8-bit timer in split 8-bit timer mode. 0: Timer 3 low byte uses the clock defined by the T3XCLK bit in TMR3CN.
		1: Timer 3 low byte uses the system clock.
5	T2MH	Timer 2 High Byte Clock Select.
		Selects the clock supplied to the Timer 2 high byte (split 8-bit timer mode only). 0: Timer 2 high byte uses the clock defined by the T2XCLK bit in TMR2CN. 1: Timer 2 high byte uses the system clock.
4	T2ML	Timer 2 Low Byte Clock Select.
		<ul> <li>Selects the clock supplied to Timer 2. If Timer 2 is configured in split 8-bit timer mode, this bit selects the clock supplied to the lower 8-bit timer.</li> <li>0: Timer 2 low byte uses the clock defined by the T2XCLK bit in TMR2CN.</li> <li>1: Timer 2 low byte uses the system clock.</li> </ul>
3	T1M	Timer 1 Clock Select.
		Selects the clock source supplied to Timer 1. Ignored when C/T1 is set to 1. 0: Timer 1 uses the clock defined by the prescale bits SCA[1:0]. 1: Timer 1 uses the system clock.
2	TOM	Timer 0 Clock Select.
		Selects the clock source supplied to Timer 0. Ignored when C/T0 is set to 1. 0: Counter/Timer 0 uses the clock defined by the prescale bits SCA[1:0].
		1: Counter/Timer 0 uses the system clock.
1:0	SCA[1:0]	Timer 0/1 Prescale Bits.
		These bits control the Timer 0/1 Clock Prescaler:
		01: System clock divided by 4
		10: System clock divided by 48
		11: External clock divided by 8 (synchronized with the system clock)



# C2 Register Definition 34.2. DEVICEID: C2 Device ID

Bit	7	6	5	4	3	2	1	0		
Nam	e	DEVICEID[7:0]								
Туре	Type R/W									
Rese	et 0	0	0	1	0	1	0	0		
C2 Ac	ldress: 0x00									
Bit	Name	Function								
7:0	DEVICEID[7:0	] Device I	Device ID.							
		This read-only register returns the 8-bit device ID: 0x2A (C8051F96x).								

# C2 Register Definition 34.3. REVID: C2 Revision ID

Bit	7	6	5	4	3	2	1	0		
Nam	е	REVID[7:0]								
Туре	pe R/W									
Rese	et Varies	Varies	Varies	Varies	Varies	Varies	Varies	Varies		
C2 Ac	dress: 0x01									
Bit	Name				Function					
7:0	REVID[7:0]	<b>Revision ID</b>	Revision ID.							
		This read-only register returns the 8-bit revision ID. For example: 0x00 = Revision A.								

