



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	I²C, SCI, SPI
Peripherals	LCD, LVD, PWM, WDT
Number of I/O	56
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 12x16b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf51em256clk

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.1 Device Comparison

The MCF51EM256 series is summarized in Table 1.

Table 1. MCF51EM256 Series Features by MCU and Package

Feature	MCF51	EM256	MCF51	EM128	
Flash size (bytes)	262144		131	072	
RAM size (bytes)	160	384	8192		
Robust flash update supported	Yes				
Pin quantity	100	80	100	80	
PRACMP1 inputs	5	3	5	3	
PRACMP2 inputs		Ę	5		
ADC modules	2	1	2	1	
ADC differential channels ¹	4	2	4	2	
ADC single-ended channels	16	12	16	12	
DBG		Ye	es		
ICS		Ye	es		
IIC		Ye	es		
IRQ		Ye	es		
IRTC		Ye	es		
VREF		Ye	es		
LCD drivers	44	37	44	37	
Rapid GPIO ²	16	16	16	16	
Port I/O ³	47	40	47	40	
Keyboard interface 1		8	3		
Keyboard interface 2		8	3		
SCI1		Ye	es		
SCI2		Ye	es		
SCI3	Yes				
SPI1 (FIFO)	Yes				
SPI2 (standard)	Yes				
SPI3 (standard)	Yes	No	Yes	No	

Table 1. MCF51EM256 Series Features by MCU and Package (continued)

Feature	MCF51EM256	MCF51EM128				
MTIM1 (8-bit)	Yes					
MTIM2 (8-bit)	Yes					
MTIM3 (16-it)	Yes					
TPM channels	2					
PDB	Yes					
XOSC1 ⁴	Yes					
XOSC2 ⁵	Yes					

¹ Each differential channel is comprised of 2 pin inputs

1.2 Block Diagram

Figure 1 shows the connections between the MCF51EM256 series pins and modules.

² RGPIO is muxed with standard Port I/O

³ Port I/O count does not include the ouput only PTC2/BKGD/MS.

⁴ IRTC crystal input and possible crystal input to the ICS module

⁵ Main external crystal input for the ICS module

1.3 Features

Table 2 describes the functional units of the MCF51EM256 series.

Table 2. MCF51EM256 Series Functional Units

Unit	Function
ADC (analog-to-digital converter)	Measures analog voltages at up to 16 bits of resolution. Each ADC has up to four differential and 24 single-ended inputs.
BDM (background debug module)	Provides single pin debugging interface (part of the V1 ColdFire core)
CF1 CORE (V1 ColdFire core) with MAC unit	Executes programs, handles interrupts and containes multiply-accumulate hardware (MAC).
PRACMP1, PRACMP2 (comparators)	Analog comparators for comparing external analog signals against each other, or a variety of reference levels.
COP (computer operating poperly)	Software watchdog
IRQ (interrupt request)	Single pin high priority interrupt (part of the V1 ColdFire core)
CRC (cyclic Redundancy Check)	High-speed CRC calculation
DBG (debug)	Provides debugging and emulation capabilities (part of the V1 ColdFire core)
FLASH (flash memory)	Provides storage for program code, constants and variables
IIC (inter-integrated circuits)	Supports standard IIC communications protocol and SMBus
INTC (interrupt controller)	Controls and prioritizes all device interrupts
KBI1 & KBI2	Keyboard Interfaces 1 and 2
LCD	Liquid crystal display driver
LVD (low voltage detect)	Provides an interrupt to the CF1CORE in the event that the supply voltage drops below a critical value. The LVD can also be programmed to reset the device upon a low voltage event
ICS (internal clock source)	Provides clocking options for the device, including a three frequency-locked loops (FLLs) for multiplying slower reference clock sources
IRTC (independent real-time clock)	The independent real time clock provides an independent time-base with optional interrupt, battery backup and tamper protection
VREF (voltage reference)	The voltage reference output is available for both on and off-chip use
MTIM1, MTIM2 (modulo timers)	8-bit modulo timers with configurable clock inputs and interrupt generation on overflow
MTIM3 (modulo timer)	16-bit modulo timer with configurable clock inputs and interrupt generation on overflow
PDB (programmable delay block)	This timer is optimized for scheduling ADC conversions
RAM (random-access memory)	Provides stack and variable storage
RGPIO (rapid general-purpose input/output)	Allows for I/O port access at CPU clock speeds and is used to implement GPIO functionality for PTA and PTB.

Table 2. MCF51EM256 Series Functional Units (continued)

Unit	Function
SCI1, SCI2, SCI3(serial communications interfaces)	Serial communications UARTs capable of supporting RS-232 and LIN protocols
SIM (system integration unit)	
SPI1 (FIFO), SPI2, SPI3 (serial peripheral interfaces)	SPI1 has full-complementary drive outputs. SPI2 may be configured with full-complementary drive output via LCD control registers. SPI3 has open drain outputs on SCLK and (MISO or MOSI). These coupled with off-chip pull-up resistors, allow interface to an external 5 V SPI.
TPM (Timer/PWM Module)	Timer/PWM module can be used for a variety of generic timer operations as well as pulse-width modulation
VREG (voltage regulator)	Controls power management across the device
XOSC1 and XOSC2 (crystal oscillators)	These devices incorporate redundant crystal oscillators in separate power domains. One is intended primarily for use by the IRTC, and the other by the CPU and other peripherals.


1.3.1 Feature List

- 32-bit ColdFire V1 central processor unit (CPU)
 - Up to 50.33 MHz ColdFire CPU from 3.6 V to 2.5 V and 20 MHz CPU at 3.6 V to 1.8 V across temperature range of -40 °C to 85 °C
 - ColdFire instruction set revision C (ISA_C) plus MAC
 - 32-bit multiply and accumulate (MAC) optimized for 16×16±32 operations; supports signed or unsigned integer or signed fractional inputs
- On-chip memory
 - MCF51EM256/128 series support two independent flash arrays; read/program/erase over full operating voltage and temperature; allows interrupt processing while programming for robust program updates
 - Random-access memory (RAM)
 - Security circuitry to prevent unathorized access to RAM and Flash contents
- Power-saving modes
 - Two ultra-low power stop modes
 - New low-power run and low-power wait modes
 - Reduced power wait mode
 - Peripheral clock enable register can disable clocks to unused modules, thereby reducing currents
 - Ultra-low power independent real time clock with calendar features (IRTC); runs in all MCU modes; external clock source with trim capabilities; independent voltage source runs IRTC when MCU is powered-down; tamper detection and indicator; battery monitor output to ADC; unaffected by MCU resets
 - Ultra-low power external oscillator that can be used in stop modes to provide accurate clock source to IRTC, ICS and LCD

MCF51EM256 Series ColdFire Microcontroller Data Sheet, Rev.3

- front-plane/backplane pin assignments; operation in all low power modes with blink functionality
- SCIx Three serial communications interface modules with optional 13-bit break; option to connect Rx input to PRACMP output on SCI1 and SCI2; high current drive on Tx on SCI1 and SCI2; wakeup from stop3 on Rx edge. SCI1 and SCI2 Tx pins can be modulated with timer outputs for use with IR interfaces
- SPIx— Two serial peripheral interfaces (SPI2, SPI3) with full-duplex or single-wire bidirectional; double-buffered transmit and receive; master or slave mode; MSB-first or LSB-first shifting
- SPI16— Serial peripheral interface (SPI1) with 32-bit FIFO buffer; 16-bit or 8-bit data transfers; full-duplex or single-wire bidirectional; double-buffered transmit and receive; master or slave mode; MSB-first or LSB-first shifting
- **IIC** Up to 100 kbps with maximum bus loading; multi-master operation; programmable slave address; interrupt driven byte-by-byte data transfer; supports broadcast mode and 10 bit addressing
- **MTIMx** Two 8-bit and one 16-bit modulo timers with 4-bit prescaler; overflow interrupt; external clock input/pulse accumulator
- TPM 2-channel Timer/PWM module; selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel; external clock input/pulse accumulator; can be used modulate SCI1 and SCI2 TX pins
- Input/output
 - up to 16 rapid GPIO and 48 standard GPIOs, including 1 output-only pin and 3 open-drain pins.
 - up to 16 keyboard interrupts with selectable polarity
 - Hysteresis and configurable pullup device on all input pins; configurable slew rate and drive strength on all output pins
- Package options
 - 100-pin LQFP, 80-pin LQFP

1.4 Part Numbers



1.5.2 Pinout: 100-Pin LQFP

Figure 3 shows the pinout configuration for the 100-pin LQFP. Pins which are blacked out do not have an equivalent pin on the 80-pin LQFP package.




Figure 3. 100-Pin LQFP Pinout

Table 4 shows the package pin assignments.

Table 4. MCF51EM256 Series Package Pin Assignments (continued)

100 LQFP	80 LQFP	Default Function	ALT1	ALT2	ALT3	Comment
58	47	PTB4/RGPIO12	SCL	PRACMP2P2		RGPIO_ENB is used to select
59	48	PTB5/RGPIO13	SDA	PRACMP2P3		between standard GPIO and RGPIO
60	_	PTE3	MOSI3	MISO3		
61	_	PTE4	MISO3	MOSI3		Open Drain
62	_	PTE5	SCLK3			Open Drain
63	_	PTE6	SS3	TX2		Open Drain
64	49	PTB6/RGPIO14	KBI1P4	TMRCLK1	AD14	RGPIO_ENB is used to select
65	50	PTB7/RGPIO15	KBI1P5	TMRCLK2	AD15	between standard GPIO and RGPIO
66	51	RESET				This pin is an open drain device and has an internal pullup. There is no clamp diode to V _{DD} .
67	52	PTC0	KBI1P6	EXTAL2	RX3	
68	53	PTC1	KBI1P7	XTAL2	TX3	
69	54	BKGD/MS	PTC2			This pin has an internal pullup. PTC2 can only be programmed as an output.
70 ¹	55 ¹	PTC3	LCD0	PRACMP10		
71 ¹	56 ¹	PTC4	LCD1	PRACMP2O		
72 ¹	57 ¹	PTC5	LCD2		PRACMP1P4	
73 ¹	58 ¹	PTC6	LCD3		PRACMP2P4	
74 ¹	59 ¹	PTC7	LCD4			
75 ¹	60 ¹	PTE7	LCD5			
76 ¹	61 ¹	LCD6	MOSI2			
77 ¹	62 ¹	LCD7	MISO2			
78 ¹	63 ¹	LCD8	SCLK2			
79 ¹	64 ¹	LCD9	SS2			
80	65	LCD10				
81	66	LCD11				
82	67	LCD12				
83	68	LCD13				
84	69	LCD14				
85	70	LCD15				
86	_	LCD16				

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 $T_A = Ambient temperature, °C$

 θ_{IA} = Package thermal resistance, junction-to-ambient, °C/W

 $P_{D} = P_{int} + P_{I/O}$

 $P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power

P_{I/O} = Power dissipation on input and output pins — user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_J + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

2.4 Electrostatic Discharge (ESD) Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (http://www.aecouncil.com/) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete dc parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Table 8. ESD and Latch-up Test Conditions

Model	Description	Symbol	Value	Unit
Human Body	Human Body Series Resistance		1500	Ω
	Storage Capacitance	С	100	pF
	Number of Pulse per pin	_	3	
Machine	Series Resistance	R1	0	Ω
	Storage Capacitance	С	200	pF
	Number of Pulse per pin	_	3	
Latch-up	Minimum input voltage limit		-2.5	V
	Maximum input voltage limit		7.5	V

MCF51EM256 Series ColdFire Microcontroller Data Sheet, Rev.3

Table 10. DC Characteristics (continued)

Num	С	Parameter		Symbol	Min	Typical ¹	Max	Unit	
8	C P	Output low voltage	$\label{eq:ptopology} \begin{split} & \text{PTA}[7:0], \text{PTB}[7:0], \text{PTC}[2:0], \text{PTE}[6:0], \\ & \text{low-drive strength.} \\ & \text{V}_{DD} \geq 1.8 \text{V}, \text{I}_{Load} = 2 \text{mA} \\ & \text{PTA}[7:0], \text{PTB}[7:0], \text{PTC}[2:0], \text{PTE}[6:0], \\ & \text{high-drive strength.} \\ & \text{V}_{DD} \geq 2.7 \text{V}, \text{I}_{Load} = 10 \text{mA} \\ & \text{PTA}[7:0], \text{PTB}[7:0], \text{PTC}[2:0], \text{PTE}[6:0], \\ & \text{high-drive strength.} \\ & \text{V}_{DD} \geq 1.8 \text{V}, \text{I}_{Load} = 3 \text{mA} \end{split}$	V _{OL}	_	_	0.50	V	
9	C P	Output low voltage	PTC[7:3], PTD[7:0], PTE7, PTF[7:0], LCD35/CLKOUT, MOSI2, MISO2, SCK2, SS2, low drive strength. VDD \geq 1.8 V, I _{Load} = 0.5 mA PTC[7:3], PTD[7:0], PTE7, PTF[7:0], LCD35/CLKOUT, MOSI2, MISO2, SCK2, SS2, high-drive strength. V _{DD} \geq 2.7 V, I _{Load} = 3 mA	0], PTE7, PTF[7:0], MOSI2, MISO2, drive strength. d = 0.5 mA 0], PTE7, PTF[7:0], MOSI2, MISO2, -drive strength.		_	0.50	V	
	С		PTC[7:3], PTD[7:0], PTE7, PTF[7:0], LCD35/CLKOUT, MOSI2, MISO2, SCK2, SS2, high-drive strength. $V_{DD} \ge 1.8 \text{ V}, I_{Load} = 1 \text{ mA}$						
10	D	Output low current	Max total I _{OL} for all ports	I _{OLT}	_	_	100	mA	
		Input high voltage	All digital inputs except tamper_in, V _{DD} > 2.7 V		0.70 × V _{DD}	_	_		
11	Р		All digital inputs except tamper_in, 2.7 V > $V_{DD} \ge 1.8 \text{ V}$	V _{IH}	$0.85 \times V_{DD}$	_	_	V	
			Tamper_in		1.5	_	_		
		lancat lanc	All digital inputs except tamper_in, V _{DD} > 2.7 V		_	_	$0.35 \times V_{DD}$		
12	Р	Input low voltage	all digital inputs except tamper_in, 2.7 V > $V_{DD} \ge 1.8 \text{ V}$	V_{IL}	_	_	$0.3 \times V_{DD}$	V	
			Tamper_in		_	_	0.5		
13		' '	is; all digital inputs	V _{hys}	$0.06 \times V_{DD}$	_	_	mV	
14	Р	Input leakage	current; input only pins ⁴	II _{In} I	_	0.1	1	μΑ	
15	Р	High Impedance (off-state) leakage current ⁴		II _{OZ} I	_	0.1	1	μΑ	
16	Ρ			R _{PU}	17.5	_	52.5	kΩ	
17	Ρ	Internal pulldown resistors ⁶		R _{PD}	17.5		52.5	kΩ	
18	С	Input capacitance; all non-supply pins		C _{In}	_	_	8	pF	
19	Р	POR rearm voltage		V_{POR}	0.9	1.4	2.0	V	
20	D	POR rearm time		t _{POR}	10	_	_	μS	
6.1		Low-voltage	High range — V _{DD} falling	.,,	2.300	2.355	2.410	\ , <i>i</i>	
21	Р	detection threshold	High range — V _{DD} rising	V _{LVDH}	2.370	2.425	2.480	V	

Table 11. Supply Current Characteristics

Num	С	Parame	ter	Symbol	V _{DD} (V)	Typical ¹	Max	Unit	Temp (°C)							
	Р		25.165 MHz			66.2	100									
1	Т	Run supply current FEI mode, all	20 MHz	DI	3	55.3	_	mA	-40 to							
!	Т	modules on	8 MHz	RI _{DD}	3	23.9	_	IIIA	85°C							
	Т		1 MHz			4.56 —										
	С		25.165 MHz			55.1	56									
2	Т	Run supply current	20 MHz	DI	3	46.6	_	mA	-40 to							
	Т	FEI mode, all modules off	8 MHz	RI _{DD}	3	19.9	_	IIIA	85°C							
	Т		1 MHz			3.92										
	Т	Run supply current	16 kHz FBILP			239	_									
3	Т	LPS=0, all modules off	16 kHz FBELP	RI _{DD}	3	249		μА	_							
4	Т	Run supply current LPS = 1, all modules off, running from flash	16 kHz FBELP	RI _{DD}	3	50	_	μА	_							
	С	Wait made supply	25.165 MHz			51.1	69	4								
_	Т	Wait mode supply current	20 MHz		0	42.6	_		-40 to							
5	Т	FEI mode, all	8 MHz	WI _{DD}	3	3	3	3	3	3	3	3	18.8	_	mA	85°C
	Т	modules off	1			3.69	_	•								
6	Т	Wait mode supply cu LPRS = 1, all mods of		WI _{DD}	3	1	_	μА	_							
7	Р	Chan O manda accomplete		S2I _{DD}	3	0.576	μА	-40 to								
7	С	Stop2 mode supply c	urrent	DD	2	0.576	16		85°C							
8	Р	Cton? mode cumply o	urront	COL	3	1.05	45		-40 to							
	С	Stop3 mode supply c	urrent	S3I _{DD}	2	1.05	27	μΑ	85°C							
9	Т	LVD adder to stop3, s LVDSE = 1)	stop2 (LVDE =	S3I _{DDLVD}	3	120	_	μА	_							
		Voltage reference	Low power mode			90										
10	Т	adder to stop3	Tight regulation mode	S3I _{DDLVD}	3	270		μА	_							
11	Т	PRACMP adder to	PRG disabled	C31	2	13		^								
''	'	stop3	PRG enabled	S3I _{DDLVD}	3	29	_	μΑ								
12	Т	LCD adder to stop3, stop2, VIREG enabled, 1/4 duty cycle, 4x39 configuration for 156 segments, 32Hz frame rate, no LCD glass connected		S3I _{DDLVD}	3	1.3	_	μА	_							
13	С	Adder to stop3 for oso (ERCLKEN =1 and E		S3I _{DDOSC}	3	5		μА	_							

2.7 Analog Comparator (PRACMP) Electricals

Table 12. PRACMP Electrical Specifications

N	С	Characteristic	Symbol	Min	Typical	Max	Unit
1	_	Supply voltage	V _{PWR}	1.8	_	3.6	V
2	С	Supply current (active) (PRG enabled)	I _{DDACT1}	_	_	60	μА
3	С	Supply current (active) (PRG disabled)	I _{DDACT2}	_		40	μА
4	D	Supply current (ACMP and PRG all disabled)	I _{DDDIS}	_	_	2	nA
5	_	Analog input voltage	VAIN	V _{SS} - 0.3	_	V_{DD}	V
6	Т	Analog input offset voltage	VAIO	_	5	40	mV
7	Т	Analog comparator hysteresis	V _H	3.0	_	20.0	mV
8	D	Analog input leakage current	I _{ALKG}	_	_	1	nA
9	Т	Analog comparator initialization delay	t _{AINIT}	_	_	1.0	μS
10	_	Programmable reference generator input1	$V_{In1}(V_{DD})$	_	V_{DD}	_	V
11	Т	Programmable reference generator input2	V _{In2} (V _{DD25})	1.8	_	2.75	V
12	D	Programmable reference generator setup delay	t _{PRGST}	_	1	_	μs
13	D	Programmable reference generator step size	Vstep	-0.25	0	0.25	LSB
14	Р	Programmable reference generator voltage range	V_{prgout}	V _{In} /32	_	V _{in}	V

2.8 ADC Characteristics

These specs all assume seperate V_{DDAD} supply for ADC and isolated pad segment for ADC supplies and differential inputs. Spec's should be de-rated for $V_{REFH} = V_{bg}$ condition.

Table 13. 16-bit ADC Operating Conditions

Num	Charact eristic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
1	Supply	Absolute	V_{DDA}	1.8	_	3.6	V	
2	voltage	Delta to V_{DD} $(V_{DD} - V_{DDA})^2$	ΔV_{DDA}	-100	0	100	mV	
3	Ground voltage	Delta to V _{SS} (V _{SS} -V _{SSA}) ²	ΔV_{SSA}	-100	0	100	mV	
4	Ref Voltage High		V _{REFH}	1.15	V _{DDA}	V _{DDA}	V	

Electrical Characteristics

Table 13. 16-bit ADC Operating Conditions

Num	Charact eristic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment		
5	Ref Voltage Low		V _{REFL}	V _{SSA}	V _{SSA}	V _{SSA}	V			
6	Input Voltage		V _{ADIN}	V _{REFL}	_	V _{REFH}	V			
7	Input Capacit ance	16-bit modes 8/10/12-bit modes	C _{ADIN}	_	8 4	10 5	pF			
8	Input Resista nce		R _{ADIN}	_	2	5	kΩ			
9		16 bit modes f _{ADCK} > 8MHz 4MHz < f _{ADCK} < 8MHz f _{ADCK} < 4MHz			_ _ _	0.5 1 2				
10	Analog Source Resista	13/12 bit modes f _{ADCK} > 8MHz 4MHz < f _{ADCK} < 8MHz f _{ADCK} < 4MHz	R _{AS}	R _{AS}	R _{AS}			1 2 5	kΩ	External to MCU Assumes
11	nce	11/10 bit modes f _{ADCK} > 8MHz 4MHz < f _{ADCK} < 8MHz f _{ADCK} < 4MHz				_ _ _	2 5 10		ADLSMP=0	
12		9/8 bit modes f _{ADCK} > 8MHz f _{ADCK} < 8MHz				5 10				
13	ADC Convers ion Clock	ADLPC = 0, ADHSC = 1		1.0	_	8				
14		ADLPC = 0, ADHSC = 0	f _{ADCK}	1.0	_	5	MHz			
15	Freq.	ADLPC = 1, ADHSC = 0		1.0	_	2.5				

Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.

Table 14. 16-bit ADC Characteristics full operating range($V_{REFH} = V_{DDAD} > 1.8$, $V_{REFL} = V_{SSAD}$, $F_{ADCK} \le 8MHz$)

Characteristic	Conditions ¹	С	Symb	Min	Typ ²	Max	Unit	Comment
Full-Scale Error	16-bit differential mode 16-bit single-ended mode	Т	E _{FS}		+10/0 +14/0	+42/-2 +46/-2	LSB ²	$V_{ADIN} = V_{DDAD}$
	13-bit differential mode 12-bit single-ended mode	Т		_	±1.0 ±1.0	±3.5 ±3.5		
	11-bit differential mode 10-bit single-ended mode	Т			±0.4 ±0.4	±1.5 ±1.5		
	9-bit differential mode 8-bit single-ended mode	Т			±0.2 ±0.2	±0.5 ±0.5		
Quantization	16 bit modes	D	EQ	_	-1 to 0	_	LSB ²	
Error	≤13 bit modes			_	_	±0.5		
Effective Number of Bits	16 bit differential mode Avg=32 Avg=16 Avg=8 Avg=4 Avg=1	С	ENOB	12.8 12.7 12.6 12.5 11.9	14.2 13.8 13.6 13.3 12.5	1111	Bits	F _{in} = F _{sample} /100
	16 bit single-ended mode Avg=32 Avg=16 Avg=8 Avg=4 Avg=1	С			TBD TBD TBD TBD TBD			
Signal to Noise plus Distortion	See ENOB		SINAD	$SINAD = 6.02 \cdot ENOB + 1.76$		dB		
Total Harmonic Distortion	16-bit differential mode Avg = 32	С	THD	_	-91.5	-74.3	dB	F _{in} = F _{sample} /100
	16-bit single-ended mode Avg = 32	D		_	-85.5	_		
Spurious Free Dynamic	16-bit differential mode Avg = 32	С	SFDR	75.0	92.2	_	dB	F _{in} = F _{sample} /100
Range	16-bit single-ended mode Avg = 32	D		_	86.2	_		
Input Leakage Error	all modes	D	E _{IL}		I _{In} * R _{AS}		mV	I _{In} = leakage current (refer to DC characteristics)
Temp Sensor	-40°C– 25°C	С	m	_	1.646	_	mV/°C	
Slope	25°C- 125°C			_	1.769	_	1	
Temp Sensor Voltage	25°C	С	V _{TEMP25}	_	701.2	_	mV	

2.9 External Oscillator (XOSC) Characteristics

Reference Figure 11 and Figure 12 for crystal or resonator circuits. XOSC1 operates only in low power low range mode. XOSC2 operates in all the power and range modes.

Table 16. XOSC Specifications (Temperature Range = −40 to 85 °C Ambient)

Num	С	Characteristic	Symbol	Min	Typ ¹	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1) High range (RANGE = 1), low power (HGO = 0)	f _{lo} f _{hi} f _{hi}	32 1 1	_ _ _	38.4 16 8	kHz MHz MHz
2	D	Load capacitors Low range (RANGE=0), low power (HGO = 0) Other oscillator settings	C ₁ ,C ₂ See Note ² See Note ³				
3	D	Feedback resistor Low range, low power (RANGE = 0, HGO = 0) ² Low range, high gain (RANGE = 0, HGO = 1) High range (RANGE = 1, HGO = X)	K _F		— 10 1		МΩ
4	D	Series resistor — Low range, low power (RANGE = 0, HGO = 0) ² Low range, high gain (RANGE = 0, HGO = 1) High range, low power (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R _S		 0 100 0 0		kΩ
5	Т	Crystal start-up time ⁴ Low range, low powe Low range, high powe High range, low powe High range, high powe			600 400 5 15		ms
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE mode FBE or FBELP mode	f _{extal}	0.03125 0	_	50.33 50.33	MHz MHz

¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

² Load capacitors (C_1, C_2) , feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE = HGO = 0.

³ See crystal or resonator manufacturer's recommendation.

⁴ Proper PC board layout procedures must be followed to achieve specifications.

Electrical Characteristics

Table 17. ICS Frequency Specifications (Temperature Range = -40 to 85 °C Ambient) (continued)

Num	С	Characteristic	Symbol	Min	Typical ¹	Max	Unit
8	С	Total deviation of trimmed DCO output frequency over voltage and temperature	Δf_{dco_t}	_	0.5 -1.0	±2	%f _{dco}
9	С	Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0 °C to 70 °C	Δf_{dco_t}	_	±0.5	±1	%f _{dco}
10	С	FLL acquisition time ³	t _{Acquire}	_	_	1	ms
11	С	Long term jitter of DCO output clock (averaged over 2 ms interval) ⁴	C _{Jitter}	_	0.02	0.2	%f _{dco}

Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.





Figure 13. Deviation of DCO Output from Trimmed Frequency (50.33 MHz, 3.0 V)


² The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.



1. Not defined but normally MSB of character just received

Figure 21. SPI Slave Timing (CPHA = 0)



1. Not defined but normally LSB of character just received

Figure 22. SPI Slave Timing (CPHA = 1)


2.15 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section of the MCF51EM256 Series ColdFire Microcontroller Reference Manual.

MCF51EM256 Series ColdFire Microcontroller Data Sheet, Rev.3

Mechanical Outline Drawings







© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY, PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.

MECHANICAL OUTLINES DICTIONARY


DO NOT SCALE THIS DRAWING

DOCUMENT NO	D: 98ASS23237W
PAGE:	917A
REV:	E





SECTION R-R ROTATED 90' CW



TITLE:


80 LD LQFP, 14 X 14 PKG, 0.65 MM PITCH, 1.4 THICK

CASE NUMBER: 917A-03

STANDARD: FREESCALE

PACKAGE CODE: 8258 SHEET: 2 OF 4

Mechanical Outline Drawings



Mechanical Outline Drawings



TITEESCAIE SOURCE SOURC

DOCUMENT NO: 98ASS23308W

PAGE: 983

REV: H

NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.

 $\sqrt{3}$. Datums B, C and D to BE determined at datum plane H.

 $\$ THE TOP PACKAGE BODY SIZE MAY BE SMALLER THAN THE BOTTOM PACKAGE SIZE BY A MAXIMUM OF 0.1 MM.

MECHANICAL OUTLINES

DO NOT SCALE THIS DRAWING

DIMENSIONS DO NOT INCLUDE MOLD PROTRUSIONS. THE MAXIMUM ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THE DIMENSIONS ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.

6. DIMENSION DOES NOT INCLUDE DAM BAR PROTRUSION. PROTRUSIONS SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.35. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD SHALL BE 0.07 MM.

 $\sqrt{7}$. DIMENSIONS ARE DETERMINED AT THE SEATING PLANE, DATUM A.

TITLE:

100 LEAD LQFP 14 X 14, 0.5 PITCH, 1.4 THICK CASE NUMBER: 983-02

STANDARD: NON-JEDEC

PACKAGE CODE: 8264 SHEET: 3 OF 4