E·XFL



Welcome to E-XFL.COM

Understanding <u>Embedded - Microcontroller,</u> <u>Microprocessor, FPGA Modules</u>

Embedded - Microcontroller, Microprocessor, and FPGA Modules are fundamental components in modern electronic systems, offering a wide range of functionalities and capabilities. Microcontrollers are compact integrated circuits designed to execute specific control tasks within an embedded system. They typically include a processor, memory, and input/output peripherals on a single chip. Microprocessors, on the other hand, are more powerful processing units used in complex computing tasks, often requiring external memory and peripherals. FPGAs (Field Programmable Gate Arrays) are highly flexible devices that can be configured by the user to perform specific logic functions, making them invaluable in applications requiring customization and adaptability.

Applications of Embedded - Microcontroller,


Details

Product Status	Active
Module/Board Type	MPU, FPGA Core
Core Processor	ARM® Cortex®-A9, Cyclone V SX/SE
Co-Processor	NEON™ SIMD
Speed	800MHz
Flash Size	32MB
RAM Size	1GB
Connector Type	Edge Connector
Size / Dimension	3.2" x 1.5" (82mm x 39mm)
Operating Temperature	-40°C ~ 85°C
Purchase URL	https://www.e-xfl.com/product-detail/critical-link/5csx-h5-4ya-ri

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The MitySOM-5CSX is available with either a Cyclone V SX or Cyclone V SE which provide up-to Dual-core Cortex-A9 32-bit RISC processors with dual NEON SIMD coprocessors. This MPU is capable of running a rich set of real-time operating systems containing software applications programming interfaces (APIs) expected by modern system designers. The ARM architecture supports several operating systems, including Linux, Micrium uC/OS, Android and QNX.



MitySOM 5CSx System On Module Block Diagram

Figure 1 MitySOM-5CSx Block Diagram

Figure 1 provides a top level block diagram of the MitySOM-5CSx processor card. As shown in the figure, the primary interface to the MitySOM-5CSx is through a 314-Pin card edge interface. Details of the edge connector interface are included in the Card Edge Interface Description section.



MitySOM-5CSx Onboard Storage

DDR3 Memory – HPS Memory

The MitySOM-5CSx includes one dedicated 40-bit DDR3 memory interface. The memory interface can be up-to 40-bits wide including 8-bits for ECC. A maximum of 2GB of DDR3 RAM with ECC is supported by the MitySOM-5CSx module.

The standard MitySOM-5CSX includes 1GB of DDR3 RAM with ECC (40-bits wide) integrated on the module.

The standard MitySOM-5CSE includes 512MB of DDR3 RAM without ECC (16-bits wide) integrated on the module with options for additional memory configurations.

This HPS DDR3 memory is available for both the HPS (Cortex-A9 ARM core(s)) as well as the FPGA fabric through either the AXI or Avalon high speed interfaces internal to the Cyclone V.

See Table 9: Standard Model Numbers for additional details.

DDR3 Memory – FPGA Memory (Optional)

The MitySOM-5CSx modules can also include up to 512MB of DDR3 connected directly to the Cyclone V FPGA fabric. This memory is exclusively for the use of the FPGA fabric for buffering and local storage and is available through a high speed, low latency direct connect.

A total of 26 additional FPGA I/O is available through the card edge connector in models that do not feature the FPGA DDR3 memory. See Table 9: Standard Model Numbers for additional details.

HPS-FPGA AXI

The high bandwidth HPS-FPGA AXI bridges provided by Altera in the Cyclone V SoC allow masters in the FPGA fabric to communicate with slaves in the HPS logic and vice versa. These bridges can be configured for 32, 64, or 128 bit widths.

For example, designers can instantiate additional memories or peripherals in the FPGA fabric, and master interfaces belonging to components in the HPS logic can access them. Designers can also instantiate components such as a Nios® II processor in the FPGA fabric and their master interfaces can access memories or peripherals in the HPS logic, including DDR3 Memory – HPS Memory.



NOR FLASH

A maximum of 48MB (1 x 16MB and 1 x 32MB) of on-board NOR FLASH memory is connected to the Cyclone V using a Quad Serial Peripheral Interface (QSPI SS0 and SS1). This is a reliable flash memory that can be used as a boot media for the module.

Configuration EEPROM

MitySOM-5CSx modules contain a 2048 x 8-bit EEPROM that is used to hold configuration data for the module. The EEPROM is connected to the Cyclone V using the I2C0 interface. This EEPROM contains information such as the module type, Serial Number, and MAC addresses for the Ethernet interface(s).



On-board Interfaces

The following on-board interfaces were chosen to provide the most flexibility for end user applications. As many HPS MUX options as possible were left available for the user. These interfaces should not be muxed external to the module on other pins.

Console Serial port

The console serial port (UART0) is supported on pins 2 (RX) and 4 (TX) of the 314-Pin Card Edge Connector with a simple TX/RX interface. By default, the flow control signals are not enabled but can be added to the console serial interface if desired.

Please reference the Card Edge Pin-Out for specific Cyclone V pin-connections.

I2C0 Interface

The I2C0 peripheral is consumed local to the module. It is used for the Real Time Clock, Temperature Sensor, Configuration EEPROM, and to control a PWM LED driver for status and debug.

	Table 1: 12C0 Peripherals						
Address	Device	Feature					
1000010	AS3668	LED Driver for RGB Status LED and a Green LED					
1010XXX	FT24C16A	16Kbit EEPROM for factory config parameters					
1101001	AB1803-T3	Real Time Clock					
1001100	LM73CIMK-1	Temperature sensor					

Table 1: I2C0 Peripherals

QuadSPI Interface

The QUADSPI peripheral is wired to Bank 7B and is used for the NOR FLASH interface on the module. Both Slave select 0 and slave select 1 have been utilized for this NOR memory.

Tab	le 2:	QSPI	Slave	Selects	

Slave Select	Feature	Memory Sizing
0	Boot flash	128Mb -x4 width - 16MB max
1	Additional flash	128Mb – x4 width (not populated on 16MB NOR modules) – 32MB max

USB-2.0 OTG Phy

The USB1 interface of the Cyclone V processor is connected directly to a USB 2.0 OTG phy on the module itself. Only the necessary USB ID, power and data pins are brought off the module.

Please see Table 7 for the specific pin locations.



Debug JTAG/TRACE Emulator

The JTAG and TRACE interface signals for the Cyclone V processor have been brought out to a Hirose header, J2, which is intended for use with an available Critical Link breakout adapter. This header can be removed for production units; please contact your Critical Link representative for details.

The debug adapter is not included with individual modules but is included with each Critical Link MitySOM-5CSx Development Kit that is ordered. If an adapter is needed please contact your Critical Link representative.



External Interfaces

The Cyclone V makes extensive use of functional pin multiplexing to provide a highly configurable device that can be tailored to a multitude of applications.

HPS Interfaces

A list of the interfaces/functions that are available to the user from the HPS is provided below.

- Up to 2 Universal Serial Bus (USB) 2.0 High-Speed On-The-Go (OTG) port
- 2 Controller-Area Network (CAN) ports
- Up to 2 Gigabit Ethernet MAC's (10/100/1000 Mbps)
 - EMAC1 through HPS or FPGA fabric
 - EMAC0 through FPGA fabric
- 1 MMC/SD/SDIO ports
- 4 Serial Peripheral (SPI) ports
 - o 2 Master
 - o 2 Slave
- 2 Universal Asynchronous Receive/Transmit (UART) ports
- 4 Inter-Integrated Circuit (I2C) ports
 - I2C0 is connected to the on-board EEPROM, Temperature Sensor, RTC and LED Driver
- JTAG/Debugger port
- RTC Battery Input (+3VBAT)

Additionally, most of the pin multiplexed signals can be configured as general purpose I/O signals with interrupt capability.

FPGA Interfaces

GPIO

Up to 133 FPGA Input/Output pins are available externally to a module that does not utilize FPGA memory and 107 FPGA Input/Output pins are available externally for modules that do utilize the FPGA memory.

3.125 Gbps Transceivers (Cyclone V SX based modules only)

A total of six (6) 3.125Gbps transceivers are available on the module for supporting high speed serial interfaces. This feature is only available on Cyclone V SX based modules.



Configuration and Boot Modes

The Cyclone V has two groups of pins that are read during reset to determine which media to boot from for the HPS and one group of pins that is used to configure the FPGA.

Please see Table 7 for the specific pin locations.

HPS Configuration pins

The BSEL and CSEL pins determine which memory interface has the bootloader and how to clock the interface. For booting the HPS, the BSEL and CSEL pins details are covered in $\underline{CV-5400A}^{[1]}$.

BSEL (HPS Boot Select at Reset)

The MitySOM-5CSx module can boot from a number of devices and identified in Table 3 below. Pull-ups and pull-downs must be included in the base-board design to select the correct boot option; please consult the MitySOM-5CSx Carrier Board Design Guide for details.

Table 3 lists the BSEL values that could be used on a MitySOM-5CSx design. The necessary BSEL configuration pins are all exposed to the edge connector for their HPS peripheral functions, Table 7.

BSEL Value	Boot device
0x0	Reserved
0x1	FPGA (HPS-to-FPGA bridge)
0x2	1.8V NAND flash memory
0x5	3.0V SD/MMC flash memory with external transceiver
0x6	1.8V SPI or Quad SPI flash memory (48MB or less QSPI NOR)
0x7	3.0V SPI or Quad SPI flash memory (Greater than 48MB QSPI NOR)

Table 3: BSEL Values

CSEL[0:1] (HPS Clock Select at Reset)

The HPS signals that include the two CLKSEL boot configuration options are exposed on the module's edge connector pins. These need to be pulled to the desired clock select option for your design. The default is to use the MitySOM-5CSx module's included 25MHz clock source into the osc1_clk pin. Please consult the MitySOM-5CSx Carrier Board Design Guide for details.

The CSEL settings allow some of the HPS peripherals to run from a different clock source than the main HPS reference. Refer to $\underline{CV-5400A}^{[1]}$ for the CSEL setting details.



FPGA Configuration Pins

The FPGA MSEL configuration input pins are dedicated inputs that should be connected directly to either power or ground. These define where the FPGA configuration boot stream will come from and the master that will clock the interface. Please see \underline{CV} - $\underline{52007}^{[2]}$ for details on what value to use for the MSEL connections and the MitySOM-5CSx Carrier Board Design Guide for further recommendations.

MSEL (FPGA Configuration Mode Select at Power-On-Reset)

The MSEL should be set to FPPx16 if the design is going to use the FPGA Manager. With MSEL set to FPP, the HPS will be able to load the FPGA using the FPGA manager. This works in both FPPx16 and FPPx32 modes, but partial reconfiguration only works if set to FPPx16. The MSEL may be internally adjusted in the future using the HPS when it is configured first, the initial devices are not able to exercise this functionality.

For modules that include the optional DDR memory connected to the FPGA fabric I/Os the FPP configuration modes are not supported because the Bank 3A pins are consumed by the DDR interface. If the FPGA needs to be loaded first, the serial configuration modes are available, but the HPS will not be able to use the FPGA Manager to reconfigure the logic.

When configuring the FPGA through the HPS, MSEL can be:

- FPPx16 or FPPx32 (required for FPGA Manager to function properly)
- FPPx16 mode required to support partial reconfiguration
- Set MSEL to boot peripheral image. Can be from a prom or from the HPS preloader.
- Using the internal HPS FPGA Manager

Supported MSEL Options

• FPP – Fast Passive Parallel (Modules without FPGA DDR only) FPP configuration is expected to work on the future module without FPGA DDR and FPPx16 is the default mode to use for booting from HPS.

• PS – Passive Serial

1bit @ 125MHz Max - 10000 and 10001

• AS – Active Serial

1bit or 4bit @ 100MHz Max - 10010 and 10011

• CVP – Config via Protocol (over the PCI Express bus)

This mode is supported for production Cyclone V silicon, but not for the modules shipped with early silicon. These early silicon modules are identified with a -X indicator at the end of their Critical Link model number, Table 9.



Because the MSEL connections are dedicated inputs that should be tied directly to a power supply or ground, they are arranged on the edge connector to help isolate clock signals from crosstalk. They are also used for return current paths to improve signal integrity. To get this benefit, there are 1000pF capacitors on each of these signals on the module. The baseboard design must also include these caps to get the additional return current path benefits if they are not directly connected to ground.

Debug LEDs

There are 5 debug LEDs on the MitySOM-5CSx module. Three of them are on/off status LEDs tied to a specific condition and the other two are controlled by software through the LED controller on the I2C0 interface, Table 1.

The LEDs have been identified in Figure 2.

General Status LED's

Trace Debug

D3 indicates that the JTAG/TRACE adapter board has been inserted into J2 of the module and was detected.

Power OK

D4 indicates the MitySOM-5CSx on-module +3.3V supply is operating.

Configuration Debug

D2 indicates that FPGA configuration is not complete by lighting a yellow LED. This is only a warning rather than an error because the HPS can still boot and load the FPGA.

I2C Controllable LED's

Status Feedback

The first LED, D1, is an RGB LED which is controlled when using the UBoot image provided by Critical Link.

The second LED, D5, is a green LED that is also controlled by the LED controller on the I2C0 interface.



Software and Application Development Support

Users of the MitySOM-5CSx are encouraged to develop applications using the MitySOM-5CSx software development kit provided by Critical Link LLC. The SDK is an expansion of the Altera platform support package for the Cyclone V and includes an implementation of a Yocto Project-compatible board support package providing an Angstrom based Linux root filesystem/distribution and compatible gcc compiler tool-chain with debugger. Additional embedded Linux support is available from TimeSys, Inc.

Growth Options

The MitySOM-5CSx has been designed to support several upgrade options. These options include a range of speed grades, FPGA DDR memory, I/O, main DDR memory configurations, and operating temperature specifications including commercial and industrial temperature ranges. The available options are listed in the section below containing ordering information. For additional ordering information and details regarding these options, or to inquire about a particular configuration not listed below, please contact a Critical Link sales representative.

Absolute Maximum Ratings

If Military/Aerospace specified cards are required, please contact the Critical Link Sales Office or unit Distributors for availability and specifications.

Table 4:	Absolute	Maximum	Ratings

Maximum Supply Voltage	5.2V
Storage Temperature Range	-55°C to 150°C

Operating Conditions

The following are the minimum temperature ratings for the components that are installed on a MitySOM-5CSx. For specifications not contained in this table please contact a Critical Link sales representative. Please see the Thermal Management section below concerning ambient/operating temperature recommendations.

Table 5: Module Component Temperature Ratings (minimum)						
Temperature Range	Component Ratings					
Commercial (-RC)	0° C to 70° C					
Industrial (-RI)	-40° C to 85° C					



Thermal Management

The MitySOM-5CSx module requires careful consideration of thermal management. Depending on processor load, thermal management may be required for operation at room temperatures and above. The primary thermal concern is with the Cyclone V SoC device. Even when idle, case temperature on this device rises significantly. Additional processing activity will require more power consumption and more heat dissipation.

Critical Link has operated the MitySOM-5CSx module without a heat sink or air flow on bench tops at room temperatures for long periods of time without issue.

Thermal management is a system level issue that must be addressed in conjunction with the overall system design. Some systems may have available airflow with limited space for a heat sink; others may have room for a heat sink with or without the possibility for additional airflow. As a result, the approach taken for thermal management is a design consideration that must be addressed by the overall system designers when integrating the MitySOM-5CSx into an end product.

Critical Link has developed a sample heat-spreader that is compatible with the MitySOM-5CSx. Please contact your Critical Link representative for further details.

Every end product is different and it is advisable to perform thorough testing to ensure that the product will meet desired performance and longevity specifications. We recommend that customers utilize Altera's Early Power Estimator (EPE) for the Cyclone V. This utility will assist in estimating the potential power usage of the processor for a given application. Details can be found on the <u>PowerPlay EPE</u>^[4] page at Altera.com. In order to achieve reliable operation at the maximum specified operating temperatures it has been determined that heat dissipation will likely be required.

Example Thermal Dissipation Scenarios

By utilizing the PowerPlay EPE for the Cyclone V SoC Critical Link has provided some example scenarios detailing the effects of different cooling fin and airflows. Please be advised these are only estimations based on the Altera modeling tool that are only being used to illustrate the effect of different heat dissipation techniques and are not tested conditions by Critical Link.

Cyclone V Power	Fin Size	Airflow	Max Ambient
2.90W	23 mm	200 LFM	71°C
4.25W	15 mm	None	49°C
4.25W	15 mm	100 LFM	55°C
4.25W	15 mm	400 LFM	65°C
4.25W	23 mm	200 LFM	65°C
4.25W	28 mm	400 LFM	67°C

Table 6: Example EPE Based Scenarios



Card-Edge Interface Description

The primary interface connector for the MitySOM-5CSx is the 314-pin card edge interface which contains 7 classes of signals:

- Power (**PWR**)
 - Input Input power to the module
 - Output Voltage supply from the module
 - Enable Voltage enable signal from the module for sequencing on carrier boards
- Bank IO Power to the module (**PWR_VIO**)
- FPGA Bank Power (**PWR_FPGA**)
- Dedicated signals mapped to the Cyclone V SoC HPS / FPGA pins (5CSx_D)
- Multi-function signals mapped to the Cyclone V SoC HPS pins (5CSx_HPS)
- General purpose I/O pins mapped to the Cyclone V SoC FPGA pins (5CSx_IO)
- General purpose I/O pins available on expanded IO modules; no FPGA DDR memory present on the module (5CSx_EIO)
- Dedicated 3.125Gbps Transceiver signals mapped to the Cyclone V SoC (5CSX_GXB). Only available on Cyclone V SX based modules.

Table 7 contains a summary of the MitySOM-5CSx pin-mapping.

Card-Edge Mating Connector

The MitySOM-5CSx module mates with a single connector that contains all of the power and I/O for the module. The mating socket is a 314-pin MXM 3.0 type connector. An example connector is a JAE - MM70-314-310B1-1-R300 which is available from distributors such as DigiKey and Mouser.

More information is available in the MitySOM-5CSx Carrier Board Design guide from Critical Link.



Table 7: MitySOM-5CSx Edge Connector Pin-Out

Module Pin	Class	SCH NET Name	Bank Number	Cyclone V 5CSXFC6	HPS Pin Mux Select 3	HPS Pin Mux Select 2	HPS Pin Mux Select 1	HPS Pin Mux Select 0
Number			Tumber	U672	Select 5	Select 2		Beleet
1	PWR - Input	+5VIN						
2	5CSx_HPS	UART0_RX	7A	B19	CAN0_RX	UART0_RX	SPIM1_MISO	HPS_GPIO65
3	PWR - Input	+5VIN						
4	5CSx_HPS	UART0_TX,CLKSEL0	7A	C16	CAN0_TX,CLKSEL0	UART0_TX,CLKSEL0	SPIM1_SS0	HPS_GPIO66
5	PWR - Input	+5VIN						
6	5CSx_HPS	UART0_RTS/SPIM0_MOSI/I2C1_SCL/HPS_GPIO58	7A	C17	SPIM0_MOSI	I2C1_SCL	UART0_RTS	HPS_GPIO58
7	PWR - Input	+5VIN						
8	5CSx_HPS	UART0_CTS/SPIM0_CLK/I2C1_SDA/HPS_GPIO57	7A	A18	SPIM0_CLK	I2C1_SDA	UART0_CTS	HPS_GPIO57
9	PWR - Input	+5VIN						
10	5CSx_HPS	CAN0_TX,CLKSEL1/HPS_GPIO62	7A	H17	UART0_TX,CLKSEL1	CAN0_TX,CLKSEL1	SPIM1_SS1	HPS_GPIO62
11	PWR	GND						
12	5CSx_HPS	CAN0_RX/SPIM0_SS1/HPS_GPIO61	7A	A17	UART0_RX	CAN0_RX	SPIM0_SS1	HPS_GPIO61
13	PWR	GND						
14	5CSx_HPS	CAN1_TX,BOOTSEL0/SPIM0_SS0/HPS_GPIO60	7A	J17	SPIM0_SS0	CAN1_TX,BOOTSEL0	UART1_RTS,BOOTSEL0	HPS_GPIO60
15	PWR	GND						
16	5CSx_HPS	CAN1_RX/SPIM0_MISO/HPS_GPIO59	7A	B18	SPIM0_MISO	CAN1_RX	UART1_CTS	HPS_GPIO59
17	PWR	GND						
18	PWR - Input	+3VBAT						
19	5CSx_D	B7A_HPS_CLK2	7A	D20				
20	5CSx_HPS	TRACE_D7/SPIS1_MISO/HPS_GPIO56	7A	C18	TRACE_D7	SPIS1_MISO	I2C0_SCL	HPS_GPIO56
21	5CSx_D	nPERSTL1/B5A_RX_R6n	5A	W15				
22	5CSx_HPS	TRACE_D6/SPIS1_SS0/HPS_GPIO55	7A	A19	TRACE_D6	SPIS1_SS0	I2C0_SDA	HPS_GPIO55
23	5CSx_D	HPS_nRST	7A	A23				
24	5CSx_HPS	TRACE_D5/SPIS1_MOSI/CAN1_TX/HPS_GPIO54	7A	J18	TRACE_D5	SPIS1_MOSI	CAN1_TX	HPS_GPIO54
25	5CSx_D	HPS_nPOR	7A	H19				
26	5CSx_HPS	TRACE_D4/SPIS1_CLK/CAN1_RX/HPS_GPI053	7A	A20	TRACE_D4	SPIS1_CLK	CAN1_RX	HPS_GPIO53
27		B3B_FPGA_DCLK	3A	AA8		277200 000		
28	5CSx_HPS	TRACE_D3/SPIS0_SS0/I2C1_SCL/HPS_GPIO52	7A	K18	TRACE_D3	SPIS0_SS0	I2C1_SCL	HPS_GPIO52
29	5CSx_D	MSEL0	9A	J10				
30	5CSx_HPS	TRACE_D2/SPIS0_MISO/I2C1_SDA/HPS_GPI051	7A	A21	TRACE_D2	SPIS0_MISO	I2C1_SDA	HPS_GPIO51
31	500 UD0	B3B_FPGA_D3	3A	AB6	TDACE D1			UDG CDLOSO
32	5CSx_HPS	TRACE_D1/SPIS0_MOSI/HPS_GPIO50	7A	B21	TRACE_D1	SPIS0_MOSI	UART0_TX	HPS_GPIO50
33	FCC- UDC	B3B_FPGA_D2	3A	AC5	TDACE DO	CDICO CLV	LIADTO DY	
<u>34</u> 35	5CSx_HPS	TRACE_D0/SPIS0_CLK/HPS_GPIO49	7A 3A	A22	TRACE_D0	SPIS0_CLK	UART0_RX	HPS_GPIO49
	SCS D	B3B_FPGA_D1		AC6				
<u>36</u> 37	5CSx_D	MSEL4 B3B FPGA D0	9A 3A	K9 AD7				
-	5CSx HPS	B3B_FPGA_D0 TRACE_CLK	3A 7A	AD7 C21	TRACE CLK		+	HPS GPIO48
<u>38</u> <u>39</u>	5CSx_HPS 5CSx D	nCONFIG	9A	F7	INACE_ULK			HF3_0F1048
<u> </u>	PWR	GND	УA	Г/			+	
40	5CSx D	nSTATUS	9A	H8		+	1	
41 42	5CSx_D 5CSx EIO	B5A_TX_R5_P/NC with FPGA DDR Memory		AC24				
42	5CSX_EIO 5CSx D	nCSO	5A/NC 3A	AC24 AA6			+	
43	5CSx_EIO	B5A_TX_R5_N/NC with FPGA DDR Memory	5A/NC	AA0 AB23			+	
44	5CSx_EIO	MSEL1	9A	H9			+	
45	PWR-Enable	VIO ENABLE 2V5	7A	117			+	
40	r wk-Ellable	VIO_ENABLE_2VJ		1				



MitySOM MitySOM-5CSx System on Module 19 November 2014

Module	Class	SCH NET Name	Bank	Cyclone V	HPS Pin Mux	HPS Pin Mux	HPS Pin Mux Select 1	HPS Pin Mux
Pin			Number	5CSXFC6	Select 3	Select 2		Select 0
Number				U672				
47	5CSx_EIO	B5A_TX_R1_P/NC with FPGA DDR Memory	5A/NC	AF26				
48	PWR_VIO	+VIO_4A						
49	5CSx_EIO	B5A_TX_R1_N/NC with FPGA DDR Memory	5A/NC	AE26				
50	PWR	GND						
51	5CSx_D	MSEL2	9A	G6				
52	5CSx_IO	B4A_TX_B80p/DQ8B/B_DM_4	4A	AF27				
53	5CSx_EIO	B5A_TX_R3_P/NC with FPGA DDR Memory	5A/NC	AE25				
54	5CSx_IO	B4A_TX_B80n/DQ8B/B_DQ_39	4A	AF28				
55	5CSx_EIO	B5A_TX_R3_N/NC with FPGA DDR Memory	5A/NC	AD26				
56	5CSx_IO	B4A_TX_B77p/DQ8B/B_DQ_38	4A	AG28				
57	5CSx_D	MSEL3	9A	K10				
58	5CSx_IO	B4A_TX_B77n/DQ8B/GND	4A	AH27				
59	PWR	GND						
60	5CSx_IO	B4A_TX_B76n/DQ8B/B_DQ_35	4A	AH26				
61	5CSx_IO	B4A_RX_B78p/DQ8B/B_DQ_37	4A	AF25				
62	5CSx_IO	B4A_TX_B73p/DQ8B/B_DQ_34	4A	AG26				
63	5CSx_IO	B4A_RX_B78n/DQ8B/B_DQ_36	4A	AG25				
64	5CSx_IO	B4A_TX_B72p/DQ7B/B_DM_3	4A	AG24				
65	5CSx_IO	B4A_RX_B75p/DQS8B/B_DQS_4	4A	AC22				
66	5CSx_IO	B4A_TX_B72n/DQ7B/B_DQ_31	4A	AH24				
67	5CSx_IO	B4A_RX_B75n/DQSn8B/B_DQS#_4	4A	AC23				
68	5CSx_IO	B4A_TX_B69p/DQ7B/B_DQ_30	4A	AH23				
69	5CSx_IO	B4A_RX_B74p/DQ8B/B_DQ_33	4A	AE24				
70	5CSx_IO	B4A_TX_B69n/DQ7B/GND	4A	AH22				
71	5CSx_IO	B4A_RX_B74n/DQ8B/B_DQ_32	4A	AE23				
72	PWR	GND						
73	5CSx_IO	B4A_RX_B70p/DQ7B/B_DQ_29	4A	AG23				
74	5CSx_IO	B4A_TX_B68n/DQ7B/B_DQ_27	4A	AH21				
75	5CSx_IO	B4A_RX_B70n/DQ7B/B_DQ_28	4A	AF23				
76	5CSx_IO	B4A_TX_B65p/DQ7B/B_DQ_26	4A	AG21				
77	5CSx_IO	B4A_RX_B67p/DQS7B/B_DQS_3	4A	AD23				
78	5CSx_IO	B4A_TX_B64p/DQ6B/B_DM_2	4A	AF20				
79	5CSx_IO	B4A_RX_B67n/DQSn7B/B_DQS#_3	4A	AE22				
80	5CSx_IO	B4A_TX_B64n/DQ6B/B_DQ_23	4A	AG20				
81	PWR	GND						
82	5CSx_IO	B4A_TX_B61p/DQ6B/B_DQ_22	4A	AG19				
83	5CSx_IO	B4A_RX_B66p/DQ7B/B_DQ_25	4A	AF22				
84	5CSx_IO	B4A_TX_B61n/DQ6B/GND	4A	AH19				
85	5CSx_IO	B4A_RX_B66n/DQ7B/B_DQ_24	4A	AF21				
86	5CSx_IO	B4A_TX_B60p/B_RESET#	4A	AG18				
87	5CSx_IO	B4A_RX_B62p/DQ6B/B_DQ_21	4A	AE20				
88	5CSx_IO	B4A_TX_B60n/DQ6B/B_DQ_19	4A	AH18				
89	5CSx_IO	B4A_RX_B62n/DQ6B/B_DQ_20	4A	AD20				
90	5CSx_IO	B4A_TX_B57p/DQ6B/B_DQ_18	4A	AF18				
91	5CSx_IO	B4A_RX_B59p/DQS6B/B_DQS_2	4A	AA19				
92	PWR	GND						
93	5CSx_IO	B4A_RX_B59n/DQSn6B/B_DQS#_2	4A	AA18				
94	5CSx_IO	B4A_TX_B56p/DQ5B/B_DM_1	4A	AH17				
95	5CSx_IO	B4A_RX_B58p/DQ6B/B_DQ_17	4A	AE19				



MitySOM MitySOM-5CSx System on Module 19 November 2014

Pin Number SCSXFC6 Selet 3 Selet 3 96 XCSx.10 BIA, RX, BSsin DQ6B, DQ, 15 4.4 AH16 97 XCSx.10 BIA, RX, BSsin DQ6B, DQ, 16 4.4 AH16 98 XCSx.10 BIA, RX, BSsin DQ6B, DQ, 16 4.4 AD19 98 XCSx.10 BIA, RX, BSsin DQ6B, DQ, 14 4.4 AD11 100 2CSx.10 BIA, RX, BSsin DQ6B, RX, BCR, 0 4.A AD11 108 SSX.10 BIA, RX, BSSin DQ5B, BD, 0.11 4.A AD11 108 SSX.10 BIA, RX, BSSin DQ5B, BD, 0.13 4.A AD17 106 SSX.10 BIA, RX, BSSin DQ5B, BD, 0.12 4.A AD17 106 SSX.10 BIA, RX, BSSin DQ5B, BD, 0.1 4.A AD17 107 SSX.10 BIA, RX, RS BSIN DQ5B, DQ, 2.1 4.A AD11 108 SSX.10 <t< th=""><th>Module</th><th>Class</th><th>SCH NET Name</th><th>Bank</th><th>Cyclone V</th><th>HPS Pin Mux</th><th>HPS Pin Mux</th><th>HPS Pin Mux Select 1</th><th>HPS Pin Mux</th></t<>	Module	Class	SCH NET Name	Bank	Cyclone V	HPS Pin Mux	HPS Pin Mux	HPS Pin Mux Select 1	HPS Pin Mux
96 SCN. 00 B4A, TX, B580PQ6BB, DQ, 15 4A AHI6 97 SCN. 00 B4A, TX, B580PQ6BB, DQ, 16 4A AO15 98 SCN. 10 B4A, TX, B580PQ6BB, DQ, 16 4A AO15 99 SCN. 10 CKS, B4A, RX, RSSP 4A AHI4 101 SCN. 10 B4A, TX, B550PQ6BB, CKE, 0 4A AHI4 101 SCN. 10 B4A, RX, B550PQ6BB, DQ, 1 4A AHI3 102 SCN. 10 B4A, RX, B550PQ6BB, DQ, 1 4A AHI3 103 PWR GND 4A AHI3 104 SCN. 10 B4A, RX, B550PQ6BB, DQ, 10 4A AHI3 104 SCN. 10 B4A, RX, B550PQ6BB, DQ, 10 4A AHI7 105 SCN. 10 B4A, RX, B550PQ6BB, DQ, 12 4A AHI7 106 SCN. 10 B4A, RX, R550PQ6BB, DQ, 10 4A W14 110 SCN. 10 B4A, RX, R51PQ6BB, DQ, 1 4A W14 <t< th=""><th></th><th>Chabb</th><th></th><th></th><th></th><th></th><th></th><th></th><th>Select 0</th></t<>		Chabb							Select 0
97 SYS.10 HAL RX BS800068 DQ.16 4A AD19 98 SYS.10 HAL TX BS500068 DQ.14 4A AO15 99 SYS.10 CLXspBA RX BS5 4A Y15 100 SYS.10 CLXspBA RX BS5 4A AN14 101 SYS.10 CLXsbBA RX BS5 4A AA15 102 SYS.10 BLX TX BS5005BB CKE 1 4A AA14 103 SYS.10 BLX TX BS5005BB CK 1 4A AA13 104 SYS.10 BLX TX BS5005BB DQ 11 4A AA13 105 SYS.10 BLX TX BS5005BB DQ 12 4A AD17 106 SYS.10 BLX TX BS5005BB DQ 12 4A AD17 107 SYS.10 BLX TX BS5005B DQ 1 4A AD17 108 PWR GND 4A AD17 109 SYS.10 BLX TX BS5005B DQ 1 4A AD11 111 SYS.10 BLX TX BS5005B DQ 1 4A AD11 112 SYS.10 B	Number				U672				
98 5CS.10 B4.4 TX B55p005B D0 14 4A A015 100 5CS.10 B4.4 TX B55m005B CKE 0 4A A114 101 5CS.10 B4.4 TX B55m005B CKE 0 4A A114 102 5CS.10 B4.4 TX B55m005B CKE 1 4A A15 103 FWR GND A14 A164 104 SCS.10 B4.4 TX B55m005B D0 11 4A A014 105 SCS.10 B4.4 XK B55p005B D0 11 4A A017 106 SCS.10 B4.4 XK B55p005B D0 12 4A A817 107 SCS.10 B4.4 XK B55p005B D0 12 4A A817 108 FWR GND	96	5CSx_IO	B4A_TX_B56n/DQ5B/B_DQ_15	4A	AH16				
99 5CS.10 CI & Sp FAA, RX, BSS 4A Y15 100 5CS.10 CI & Su FAA, RX, BSS 4A AHI 101 5CS.10 CI & Su FAA, RX, BSS 4A AAI 102 5CS.10 CI & Su FAA, RX, BSS 4A AAI 103 SCS.10 CI & Su FAA, RX, BSS AA AAI 104 SCS.10 BAA, RX, BSS, DOSBB, DQ, 11 4A AAII3 106 SCS.10 BAA, RX, BSS, DOSBB, DQ, 10 4A AHI2 106 SCS.10 BAA, RX, BSS, DOSB, DQ, 10 4A AHI2 107 SCS.10 BAA, RX, BSS, DOSB, DQ, 12 4A ABI7 108 PWR GAD	97	5CSx_IO	B4A_RX_B58n/DQ6B/B_DQ_16	4A	AD19				
100 5CS.10 B44 TX B53mQ05B B CKE 1 4A AHI4 101 5CS.10 B44 TX B55m 4A AAI5 102 5CS.10 B44 TX B55m 4A AAI5 103 PWR GND	98	5CSx_IO	B4A_TX_B53p/DQ5B/B_DQ_14	4A	AG15				
101 SCS. IO CLK30B4A RX B55n 4A AAG4 102 SCS. IO BIA TX B52pB CKE I 4A AG4 103 PWR GND - - 104 SCS. IO BIA TX B52pD OSBB DQ. II 4A AHI3 106 SCS. IO BIA TX B52pD OSBB DQ. II 4A AHI2 106 SCS. IO BIA TX B52pD OSBB DQ. II 4A AHI2 106 SCS. IO BIA TX B52pD OSBB DQ. II 4A AHI2 107 SCS. IO BIA RX B51pD OSBB DQ. II 4A AHI1 108 PWR GND - - 109 SCS. IO BIA RX B51pD OSBB DQ. I 4A WI4 - 110 SCS. IO BIA RX B51pD OSBB DQ. I 4A VI3 - 111 SCS. IO BIA RX B51pD OSBB DQ. I 4A AGII - 112 SCS. IO BIA RX B51pD OSBB DQ. I 4A AGII - 113 SCS. IO BIA RX B51pD OSBB DQ. I 4A	99	5CSx_IO	CLK3p/B4A_RX_B55p	4A	Y15				
102 5CS. 10 BA TX B32pB CKE_1 4A AGI 103 FWR GND	100	5CSx_IO	B4A_TX_B53n/DQ5B/B_CKE_0	4A	AH14				
108 PVR GND CN CN 104 SCS 10 B4A TX B32x0058F D0.11 4A AH13 106 SCS 10 B4A TX B32x0058F D0.12 4A AH13 107 SCS 10 B4A TX B32x0058F D0.12 4A AH12 107 SCS 10 B4A TX B32x0058F D0.12 4A AH12 108 FVR GND	101	5CSx_IO	CLK3n/B4A_RX_B55n	4A	AA15				
194 5CSL0.0 BAA TX B32mDQSBE D0.11 4AA AH.13 196 5CSL0.0 BAA TX B49pDQSBE D0.13 4AA AD17 196 5CSL0.0 BAA TX B49pDQSBE D0.10 4AA AH12 197 5CSL0.0 BAA TX B49pDQSBE D0.12 4A AH12 198 FWR GND 4A AH17 198 FWR GND 4A AE17 199 SCSL0.0 BAA TX B4SpDQSBE D0.51 4A W14 110 SCSL0.0 BAA TX B4SpDQSBE D0.52 4A AG11 111 SCSL0.0 BAA TX B4SpDQSBE D0.59 4A AG11 112 SCSL0.0 BAA TX B4SpDQBB D0.5 4A AG10 114 SCSL0.0 BAA TX B4SpDQBB D0.5 4A AG10 115 SCSL0.0 BAA TX B4SpDQBB D0.5 4A AG10 116 SCSL0.0 BAA TX B4SpDQBB D0.5 4A AG10 117 SCSL0.0 BAA TX B4SpDQBB D0.5 4A AG16	102	5CSx_IO	B4A_TX_B52p/B_CKE_1	4A	AG14				
196 SCS.10 B4A RX B4pDQ8BB.DQ.13 4A AD17 196 SCS.10 B4A RX B54pDQ8BB.DQ.12 4A AH12 197 SCS.10 B4A RX B54pDQ8BB.DQ.12 4A AH12 198 PWR GND P P 199 SCS.10 B4A RX B51pDQSBB.DQ.12 4A AG11 110 SCS.10 B4A RX B51pDQSBB.DQ.048.DM.0 4A AG11 111 SCS.10 B4A RX B51pDQSB.DQ.9 4A AG11 112 SCS.10 B4A RX B51pDQSB.DQ.9 4A AH11 113 SCS.10 B4A RX B51pDQSBB.DQ.9 4A AF17 114 SCS.10 B4A RX B51pDQSBB.DQ.8 4A AG10 115 SCS.10 B4A RX B51pDQBBB.DQ.8 4A AG10 116 SCS.10 B4A RX B51pDQBBB.DQ.3 4A AG10 117 SCS.10 B4A RX B477 4A AG13 118 SCS.10 B4A RX B470 4A AG15 120 SCS.10 <td>103</td> <td>PWR</td> <td>GND</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	103	PWR	GND						
106 SCS.10 B4A TX, B49pDQSBB, DQ.12 4A AH12 107 SCS.10 B4A RX, B54nDQSBB, DQ.12 4A AE17 108 PWR GND MA MS4nDQSBB, DQ.12 4A 109 SCS.10 B4A, RX, B51nPQSSBB, DQS.1 4A W14 MI10 110 SCS.10 B4A, TX, B43nPQQ4BB, DQS.1 4A AG11 MI11 111 SCS.10 B4A, TX, B43nPQQ4BB, DQ.7 4A AH11 MI11 113 SCS.10 B4A, TX, B45nPQQ4BB, DQ.6 4A AG16 MI11 114 SCS.10 B4A, TX, B45nPQ4BB, DQ.6 4A AG16 MI11 115 SCS.10 B4A, TX, B45nPQ4BB, DQ.5 4A AG16 MI11 116 SCS.10 B4A, TX, B45nPQ4BB, DQ.5 4A AG16 MI11 117 SCS.10 B4A, TX, B45nPQ4BB, DQ.5 4A AG16 MI11 118 SCS.10 B4A, TX, B41PQ4BB, DQ.5 4A AH13 MI11 120 SCS.10	104	5CSx_IO	B4A_TX_B52n/DQ5B/B_DQ_11	4A	AH13				
107 SCS.10 BAA RX B54pDQ8B DQ.12 4A AE17 108 PWR GND	105	5CSx_IO	B4A_RX_B54p/DQ5B/B_DQ_13	4A	AD17				
108 PWR GND Image: Constraint of the state of th	106	5CSx_IO	B4A_TX_B49p/DQ5B/B_DQ_10	4A	AH12				
109 SCS.10 B4A RX B51pDQ58B DQ5 1 4A W14 110 SCSx_10 B4A, TX B48pDQ4BB DQ.0 4A AG11 111 SCSx_10 B4A, TX B48pDQ4BB DQ.7 4A AG11 112 SCSx_10 B4A, RX B51pDQ58B BQ.9 4A AF17 113 SCSx_10 B4A, RX B50pDQ58B DQ.9 4A AF17 114 SCSx_10 B4A, RX B50pDQ58B DQ.9 4A AG16 115 SCSx_10 B4A, RX B50pDQ58B DQ.8 4A AG16 116 SCSx_10 B4A, RX B50pDQ58B DQ.8 4A AG16 116 SCSx_10 B4A, RX B40pDQ4BB, DDT_1 4A AH Y13 117 SCSx_10 B4A, RX B40pDQ4BB, DQ.3 4A AH18 120 120 SCSx_10 B4A, RX, B40pDq4BB, DQ.2 4A AG8 121 121 SCSx_10 B4A, RX, B40pDq4BB, DQ.2 4A AG8 122 123 SCSx_10 B4A, RX, B40pDq4BB, DQ.2 4A AG8 122 123<	107	5CSx_IO	B4A_RX_B54n/DQ5B/B_DQ_12	4A	AE17				
110 SCS.10 B4A TX_B48pDQ4BB_DX0 4A AGI1 111 SCSx_10 B4A XX_B5InDQsn5B_DQ8#1 4A VI3 112 SCSx_10 B4A XX_B6InDQsn5B_DQ9 4A AHI1 113 SCSx_10 B4A_TX_B5PDQ4B_DQ.6 4A AGI0 114 SCSx_10 B4A_TX_B5PDQ4B_DQ.6 4A AGI0 115 SCSx_10 B4A_TX_B5PDQ4B_DQ.6 4A AGI0 116 SCSx_10 B4A_TX_B5PDQ4B_DDQ.6 4A AGI0 116 SCSx_10 B4A_TX_B5PDQ4B_DDQ.6 4A AGI0 117 SCSx_10 B4A_TX_B5PDQ4B_DDQ.6 4A AGI0 118 SCSx_10 B4A_TX_B4PDQ4B_DDQ.5 4A AG9 119 SCSx_10 B4A_TX_B4PDQ4B_DDQ.5 4A AGI1 121 SCSx_10 B4A_TX_B4PDQ4B_DDQ.5 4A AGI1 122 SCSx_10 B4A_TX_B4PDQ4B_DQ.4 4A AGI1 123 SCSx_10 RAPX_B46PDQ4B_DQ.4 4A AHI5 <	108	PWR	GND						
111 5CS, IO B4A RX B51mDQm8B B DQ9; 4A V13 112 5CSX, IO B4A RX B50mDQ8B B DQ; 4A AH11 113 5CSX, IO B4A RX B50mDQ8B DQ; 4A AH11 114 5CSX, IO B4A RX B50mDQ8B DQ; 4A AG10 114 5CSX, IO B4A RX B50mDQ8B DQ; 4A AG10 115 5CSX, IO B4A RX B50mDQ8B DQ; 4A AG16 116 5CSX, IO B4A RX B50mDQ8B DQ; 4A AG16 117 5CSX, IO B4A RX B50mDQ8B DQ; 4A AG16 118 5CSX, IO B4A RX B40mDQ4B DQ; 4A AG9 119 5CSX, IO B4A RX B40TQ4B DQ; 4A AG8 120 5CSX, IO B4A RX B40mD4B B DQ; 4A AG8 121 5CSX, IO B4A RX B40mD4B B DQ; 4A AG8 122 5CSX, IO B4A RX B40mD4B B DQ; 4A AG8 123 5CSX, IO B4A RX B40mD4B B DQ; 4A AG8	109	5CSx_IO	B4A_RX_B51p/DQS5B/B_DQS_1	4A	W14				
112 5CSx IO B4A, TX, B4spDQ4B/B, DQ, 5 4A AH11 113 5CSx, IO B4A, TX, B4spDQ4B/B, DQ, 6 4A AGI0 114 5CSx, IO B4A, TX, B4spDQ4B/B, DQ, 6 4A AGI0 115 5CSx, IO B4A, TX, B4spDQ4B/B, DQ, 6 4A AGI0 115 5CSx, IO B4A, TX, B4spDQ4B/B, DQ, 8 4A AGI0 116 5CSx, IO B4A, TX, B4spDQ4B/B, DQ, 8 4A AGI0 117 5CSx, IO B4A, TX, B4spDQ4B/B, DQ, 3 4A AH9 118 5CSx, IO B4A, TX, B44pDQ4B/B, DQ, 3 4A AH13 120 5CSx, IO B4A, TX, B44pDQ4B/B, DQ, 2 4A AG15 121 5CSx, IO B4A, TX, B44pDQ4B/B, DQ, 2 4A AG15 122 5CSx, IO B4A, TX, B44pDQ4B/B, DQ, 2 4A AG68 122 5CSx, IO B4A, RX B40PQ4B/B, DQ, 2 4A AG68 123 SCSx, IO B4A, RX B40PQ4B/B, DQ, 2 4A AG15 124 5CSx, IO RZ, PA	110								
113 5CSx, IO B4A, EX, B50p,D05B/B, DQ, 9 4A AFI7 114 5CSx, IO B4A, EX, B50p,D05B/B, DQ, 6 4A AGI0 115 5CSx, IO B4A, EX, B50p,D05B/B, DQ, 8 4A AGI6 116 5CSx, IO B4A, EX, B50p,D05B/B, DQ, 8 4A AGI6 116 5CSx, IO B4A, TX, B45p,D04B/B, DQ, 1 4A AH9 117 5CSx, IO CLK2p/B4A, RX, B47p 4A AH9 118 5CSx, IO B4A, TX, B44pB,D0T_O 4A AG9 119 5CSx, IO B4A, TX, B44pB,DQT_O 4A AAH3 120 5CSx, IO B4A, TX, B44pD,Q4B/B,DQ,3 4A AH8 121 5CSx, IO B4A, TX, B44pDQ4B/B,DQ,2 4A AG15 122 5CSx, IO B4A, TX, B44pDQ4B/B,DQ,2 4A AG15 123 5CSx, IO B4A, TX, B44pDQ4B/B,DQ,2 4A AG15 124 5CSx, IO B4A, TX, B44pDQ4B/B,DQ,2 4A AG15 125 FWR GND I	111								
114 5CSx_10 B4A_TX_B45pDQ4B/B_DQ_6 4A AG10 115 5CSx_10 B4A_RX_B50mDQ5B/B_DQ_8 4A AG16 116 5CSx_10 B4A_RX_B50mDQ5B/B_DQ_8 4A AG16 117 5CSx_10 CLX2pB4A_RX_B47p 4A AH9 118 5CSx_10 CLX2pB4A_RX_B47p 4A AG69 119 5CSx_10 CLX2pB4A_RX_B47p 4A AA13 120 5CSx_10 B4A_TX_B44pB_Q0_3 4A AH8 121 5CSx_10 B4A_RX_B40pQ4B/B_Q0_2 4A AF15 122 5CSx_10 B4A_RX_B40pQ4B/B_Q0_2 4A AA68 123 5CSx_10 B4A_RX_B40pQ4B/B_Q0_2 4A AA68 124 5CSx_10 B4A_RX_B40nQ4B/B_DQ 4 4A AE15 125 PWR GND AH7 AH7 AH7 126 - Key ³ - AH7 AH7 127 - Key ³ - - AH7 128 - Key ³ - - - 130	112	5CSx_IO	B4A_TX_B48n/DQ4B/B_DQ_7	4A					
115 SCSx_10 B4A RX_B50mDQ5BrB_DQ_8 4A AG16 116 SCSx_10 B4A_TX_B45mDQ4BrB_DDT_1 4A AH9 117 SCSx_10 CLX2PB4A_RX_B47p 4A Y13 118 SCSx_10 B4A_TX_B44pF_DOT_0 4A AG9 119 SCSx_10 B4A_TX_B44pF_DOT_0 4A AG9 119 SCSx_10 B4A_TX_B44pF_DOT_0 4A AA13 120 SCSx_10 B4A_TX_B44pF_DQ4BrB_DQ_3 4A AH18 121 SCSx_10 B4A_RX_B40pDQ4BrB_DQ_2 4A AC68 122 SCSx_10 B4A_RX_B40pDQ4BrB_DQ_2 4A AC68 123 SCSx_10 B4A_RX_B40pDQ4BrB_DQ_4 4A AE15 124 SCSx_10 B4A_RX_B40pDQ4BrB_DQ_4 4A AE15 125 PWR GND Image: Construct of the set of t	113	5CSx_IO	B4A_RX_B50p/DQ5B/B_DQ_9	4A	AF17				
116 SCSx_10 B4A_TX_B45nDQ4B/B_ODT_1 4A AH9 117 SCSx_10 CLX2p/B4A_RX_B47p 4A Y13 118 SCSx_10 B4A_TX_B44pB_ODT_0 4A AG9 119 SCSx_10 CLX2n/B4A_RX_B47n 4A AA13 120 SCSx_10 B4A_TX_B44pB_OD_3 4A AH8 121 SCSx_10 B4A_RX_B46pDQ4B/B_DQ_2 4A AH8 122 SCSx_10 B4A_RX_B46pDQ4B/B_DQ_2 4A AG8 123 SCSx_10 B4A_RX_B46pDQ4B/B_DQ_2 4A AG8 124 SCSx_10 B4A_RX_B46mDQ4B/B_DQ_4 4A AH7 124 SCSx_10 RZQ_0B4A_TX_B41n 4A AH7 125 PWR GND Image: Common set the set t	114	5CSx_IO	B4A_TX_B45p/DQ4B/B_DQ_6	4A	AG10				
117 $5CSx_1O$ $CLK2pB4A, RX, B47p$ $4A$ $AG9$ 118 $5CSx_1O$ $BA_A, TX, B44pB_ODT, 0$ $4A$ $AG9$ 119 $5CSx_1O$ $BA_A, TX, B44pDQ4B, B, DQ_3$ $4A$ $AA13$ 120 $5CSx_1O$ $BA_A, TX, B44pDQ4B, B, DQ_5$ $4A$ $AH18$ 121 $5CSx_1O$ $BA_A, TX, B44pDQ4B, B, DQ_2$ $4A$ $AF15$ 122 $5CSx_1O$ $BA_A, TX, B44pDQ4B, B, DQ_2$ $4A$ $AG8$ 123 $5CSx_1O$ $BA_A, TX, B44pDQ4B, B, DQ_2$ $4A$ $AG8$ 123 $5CSx_1O$ $BA_A, TX, B44pDQ4B, B, DQ_2$ $4A$ $AG8$ 123 $5CSx_1O$ $BA_A, TX, B44pDQ4B, B, DQ_2$ $4A$ $AG8$ 124 $5CSx_1O$ $BA_A, TX, B44pDQ4B, B, DQ_2$ $4A$ $AG8$ 124 $5CSx_1O$ $BA_A, TX, B44pD, TAB, B, DQ AA AHT ABT 125 PWR GND A A AHT A 126 Key^3 A A A A A A 127 Key^3 $	115	5CSx_IO	B4A_RX_B50n/DQ5B/B_DQ_8	4A	AG16				
118 5CSx_1O B4A_TX_B44p/B_ODT_0 4A AG9 119 5CSx_1O CLX2nB4A_RX_B47n 4A AA13 120 5CSx_1O B4A_TX_B44nDQ4B/B_DQ_3 4A AH8 121 5CSx_1O B4A_RX_B40pDQ4B/B_DQ_5 4A AH8 122 5CSx_1O B4A_RX_B40pDQ4B/B_DQ_2 4A AG8 123 5CSx_1O B4A_RX_B40pDQ4B/B_DQ_4 4A AE15 124 5CSx_1O B4A_RX_B40pDQ4B/B_DQ_4 4A AH7 124 5CSx_1O B4A_RX_B40pDQ4B/B_DQ_4 4A AH7 125 PWR GND - - 126 - Key ³ - - 127 - Key ³ - - - 128 - Key ⁴ - - - 129 - Key ³ - - - - 130 - Key ⁴ - - - - 133 5C	116	5CSx_IO	B4A_TX_B45n/DQ4B/B_ODT_1	4A	AH9				
119 5CSx_IO CLK2n/B4A_RX_B47n 4A AA13 120 5CSx_IO B4A_TX_B4hpDQ4B/B_DQ.5 4A AH8 121 5CSx_IO B4A_RX_B4opDQ4B/B_DQ.5 4A AF15 122 5CSx_IO B4A_RX_B4opDQ4B/B_DQ.2 4A AG8 123 5CSx_IO B4A_RX_B4opDQ4B/B_DQ.4 4A AE15 124 5CSx_IO R4Z_0/04B/B_DQ.4 4A AH7 125 PWR GND 0 0 126 - Key ³ 0 0 127 - Key ³ 0 0 0 128 - Key ³ 0 0 0 0 129 - Key ³ 0 0 0 0 0 0 130 - Key ³ 0 0	117	5CSx_IO	CLK2p/B4A_RX_B47p	4A	Y13				
120 SCS_{x} IO B4A_TX_B44n/DQ4B/B_DQ_3 4A AH8 121 SCS_{x} IO B4A_RX_B46p/DQ4B/B_DQ_5 4A AFI5 122 SCS_{x} IO B4A_RX_B46p/DQ4B/B_DQ_2 4A AG8 123 SCS_{x} IO B4A_RX_B46p/DQ4B/B_DQ_4 4A AEI5 124 SCS_{x} IO RZQ_0/B4A_TX_B41n 4A AH7 125 PWR GND - - 126 - Key ³ - - 127 - Key ³ - - 128 - Key ³ - - 129 - Key ³ - - 130 - Key ³ - - 131 - Key ³ - - 132 - Key ³ - - - 133 SCS_1O B4A_RX_B43p/DQ84B/B_DQ5_0 4A U14 - 134 PWR_VIO +VIO_3B - - - 135 SCS_1O B4A_RX_B43p/DQ84B/B_DQ8#_0 4A U13	118	5CSx_IO	B4A_TX_B44p/B_ODT_0	4A	AG9				
121 $5CSx_1O$ $B4A_RX_B46p/DQ4B/B_DQ_5$ $4A$ $AF15$ 122 $5CSx_1O$ $B4A_TX_B41p/DQ4B/B_DQ_2$ $4A$ $AG8$ 123 $5CSx_1O$ $B4A_RX_B46n/DQ4B/B_DQ_4$ $4A$ $AE15$ $AE15$ 124 $5CSx_1O$ $RZQ_0/B4A_TX_B41n$ $4A$ $AH7$ $AE15$ 125 PWR GND C C C C 126 \cdot Key^3 C C C C 127 \cdot Key^3 C C C C 128 \cdot Key^3 C C C C 130 \cdot Key^3 C C C C 131 \cdot Key^3 C C C C 133 CSx_1O $B4A_RX_B43n/DQ84B/B_DQS_0$ $4A$ $U14$ C 134 PWR_VIO $+VIO_3B$ C C C C 135 $SCSx_1O$ $B4A_RX_B43n/DQ8n4B/B_DQS_{#0}O$ $4A$ $U13$	119	5CSx_IO	CLK2n/B4A_RX_B47n	4A	AA13				
122 $5CSx_1O$ $B4A_TX_B4lpDQ4B/B_DQ_2$ $4A$ $AG8$ 123 $5CSx_1O$ $B4A_RX_B46n/DQ4B/B_DQ_4$ $4A$ $AE15$ 124 $5CSx_1O$ $RZQ_0/B4A_TX_B4ln$ $4A$ $AH7$ 125 PWR GND AAA $AH7$ 126 - Key^3 AAA $AH7$ 127 - Key^3 AAA $AH7$ 128 - Key^3 $AAAAA$ $AH7$ 129 - Key^3 $AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA$	120	5CSx_IO	B4A_TX_B44n/DQ4B/B_DQ_3	4A	AH8				
123 5CSx_IO B4A_RX_B46n/DQ4B/B_DQ_4 4A AE15 124 5CSx_IO RZQ_0/B4A_TX_B41n 4A AH7 125 PWR GND Image: Constraint of the system of th	121	5CSx_IO	B4A_RX_B46p/DQ4B/B_DQ_5	4A	AF15				
124 5CSx_IO RZQ_0/B4A_TX_B4In 4A AH7 125 PWR GND AH7 AH7 126 - Key ³ AH7 AH7 127 - Key ³ AH7 AH7 128 - Key ³ AH7 AH7 129 - Key ³ AH7 AH7 130 - Key ³ AH7 AH7 131 - Key ³ AH7 AH7 132 - Key ³ AH7 AH7 133 5CSx_IO B4A_RX_B43p/DQS4B/B_DQS_0 AH AH7 134 PWR_VIO +VIO_3B AH7 AH7 135 5CSx_IO B4A_RX_B42p/DQ4B/B_DQ_1 AH7 AH7 136 PWR GND AH7 AH7 AH7 137 5CSx_IO B4A_RX_B42nDQ4B/B_DQ_0 AHA	122	5CSx_IO	B4A_TX_B41p/DQ4B/B_DQ_2	4A	AG8				
125 PWR GND Image: constraint of the system of the	123	5CSx_IO	B4A_RX_B46n/DQ4B/B_DQ_4	4A	AE15				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	124	5CSx_IO	RZQ_0/B4A_TX_B41n	4A	AH7				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	125	PWR	GND						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	126	-	Key ³						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	127	-	Key ³						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	128	-	Key ³						
131 - Key ³ - Image: Separation of the separat	129	-	Key ³						
132 - Key ³ - Image: Sex_10 in the second s	130	-	Key ³						
133 5CSx_IO B4A_RX_B43p/DQ\$4B/B_DQ\$_0 4A U14 134 PWR_VIO +VIO_3B	131	-	Key ³						
134 PWR_VIO +VIO_3B	132								
135 5CSx_IO B4A_RX_B43n/DQSn4B/B_DQS#_0 4A U13 136 PWR GND 6 6 137 5CSx_IO B4A_RX_B42p/DQ4B/B_DQ_1 4A AG13 138 5CSx_IO B3B_TX_B29p/DQ2B/B_A_10 3B AE8 139 5CSx_IO B4A_RX_B42n/DQ4B/B_DQ_0 4A AF13 140 5CSx_IO B3B_TX_B29n/DQ2B/B_A_11 3B AF9	133	5CSx_IO		4A	U14				
136 PWR GND Image: Constraint of the system Image: Constrais of the system I	134	PWR_VIO							
137 5CSx_IO B4A_RX_B42p/DQ4B/B_DQ_1 4A AG13 138 5CSx_IO B3B_TX_B29p/DQ2B/B_A_10 3B AE8 139 5CSx_IO B4A_RX_B42n/DQ4B/B_DQ_0 4A AF13 140 5CSx_IO B3B_TX_B29n/DQ2B/B_A_11 3B AF9	135	5CSx_IO	B4A_RX_B43n/DQSn4B/B_DQS#_0	4A	U13				
138 5CSx_IO B3B_TX_B29p/DQ2B/B_A_10 3B AE8 139 5CSx_IO B4A_RX_B42n/DQ4B/B_DQ_0 4A AF13 140 5CSx_IO B3B_TX_B29n/DQ2B/B_A_11 3B AF9	136	PWR	GND						
139 5CSx_IO B4A_RX_B42n/DQ4B/B_DQ_0 4A AF13 140 5CSx_IO B3B_TX_B29n/DQ2B/B_A_11 3B AF9	137	5CSx_IO	B4A_RX_B42p/DQ4B/B_DQ_1	4A	AG13				
139 5CSx_IO B4A_RX_B42n/DQ4B/B_DQ_0 4A AF13 140 5CSx_IO B3B_TX_B29n/DQ2B/B_A_11 3B AF9	138	5CSx_IO	B3B_TX_B29p/DQ2B/B_A_10	3B	AE8				
		5CSx_IO	B4A_RX_B42n/DQ4B/B_DQ_0	4A	AF13				
141 5CS IO D2D DV D22-D02D/D A 4 2D AD12	140	5CSx_IO	B3B_TX_B29n/DQ2B/B_A_11	3B	AF9				
141 JUSX_IU BJB_KA_BJB/DUJB/B_A_4 JB AE12	141	5CSx_IO	B3B_RX_B38p/DQ3B/B_A_4	3B	AE12				
142 5CSx_IO B3B_TX_B28p/B_A_12 3B AE7	142	5CSx_IO	B3B_TX_B28p/B_A_12	3B	AE7				
143 5CSx_IO B3B_RX_B38n/DQ3B/B_A_5 3B AD12	143	5CSx_IO	B3B_RX_B38n/DQ3B/B_A_5	3B	AD12				
144 5CSx_IO B3B_TX_B28n/DQ2B/B_A_13 3B AF8	144	5CSx_IO		3B	AF8				



Copyright © 2014, Critical Link LLC Specifications Subject to Change

MitySOM MitySOM-5CSx System on Module 19 November 2014

Module	Class	SCH NET Name	Bank	Cyclone V	HPS Pin Mux	HPS Pin Mux	HPS Pin Mux Select 1	HPS Pin Mux
Pin			Number	5CSXFC6	Select 3	Select 2		Select 0
Number				U672				
145	5CSx_IO	B3B_RX_B30p/DQ2B/B_A_8	3B	AD11				
146	5CSx_IO	B3B_TX_B32p/DQ2B/B_CAS#	3B	AF5				
147	5CSx_IO	B3B_RX_B30n/DQ2B/B_A_9	3B	AE11				
148	5CSx_IO	B3B_TX_B32n/DQ2B/B_RAS#	3B	AF6				
149	5CSx_IO	B3B_RX_B34p/DQ3B/B_BA_1	3B	AF11				
150	5CSx_IO	B3B_TX_B33p/DQ3B/B_BA_0	3B	AF7				
151	5CSx_IO	B3B_RX_B34n/DQ3B/B_BA_2	3B	AF10				
152	5CSx_IO	B3B_TX_B33n/GND	3B	AG6				
153	PWR	GND						
154	5CSx_IO	B3B_TX_B40p/DQ3B/B_A_0	3B	AH6				
155	5CSx_IO	B3B_RX_B35p/DQS3B/B_CK	3B	T13				
156	5CSx_IO	B3B_TX_B40n/DQ3B/B_A_1	3B	AH5				
157	5CSx_IO	B3B_RX_B35n/DQSn3B/B_CK#	3B	T12				
158	PWR	GND						
159	5CSx_IO	B3B_RX_B27p/DQS2B/B_CS#_0	3B	T11				
		CLKOUT0,CLKOUTp,FPLL_BL_FB/						
160	5CSx_IO	B3B_TX_B37p/DQ3B/B_A_2	3B	AG5				
161	5CSx_IO	B3B_RX_B27n/DQSn2B/B_CS#_1	3B	U11				
162	5CSx_IO	CLKOUT1,CLKOUTn/B3B_TX_B37n/DQ3B/B_A_3	3B	AH4				
163	5CSx_IO	CLK1p/B3B_RX_B39p	3B	V12				
164	5CSx_IO	B3B_TX_B25p/DQ2B/B_WE#	3B	AE4				
165	5CSx_IO	CLK1n/B3B_RX_B39n	3B	W12				
166	5CSx_IO	B3B_TX_B25n/GND	3B	AF4				
167	5CSx_IO	CLK0p,FPLL_BL_FBp/B3B_RX_B31p	3B	V11				
168	5CSx_IO	B3B_TX_B36p/B_A_6	3B	AH3				
169	5CSx_IO	CLK0n,FPLL_BL_FBn/B3B_RX_B31n	3B	W11				
170	5CSx_IO	B3B_TX_B36n/DQ3B/B_A_7	3B	AH2				
171	5CSx_IO	B3B_RX_B26p/DQ2B/B_A_14	3B	AD10				
172	5CSx_IO	CLK6p,FPLL_TL_FBp/B8A_RX_T9p	8A	E11				
173	5CSx_IO	B3B_RX_B26n/DQ2B/B_A_15	3B	AE9				
174	5CSx_IO	CLK6n,FPLL_TL_FBn/B8A_RX_T9n	8A	D11				
175	PWR	GND						
176	PWR_VIO	+VIO_8A						
177	5CSx_IO	CLK7p/B8A_RX_T1p	8A	D12				
178	5CSx_IO	CLKOUT0,CLKOUTp,FPLL_TL_FB/B8A_TX_T4p	8A	E8				
179	5CSx_IO	CLK7n/B8A_RX_T1n	8A	C12				
180	5CSx_IO	CLKOUT1,CLKOUTn/B8A_TX_T4n	8A	D8				
181	PWR_VIO	VIO_3A5A5B/NC with FPGA DDR Memory						
182	PWR	GND	51.310	4.4.20				
183	5CSx_EIO	B5A_RX_R2_P/NC with FPGA DDR Memory	5A/NC	AA20				
184	5CSx_EIO	B3A_TX_B8_P/NC with FPGA DDR Memory	3A/NC	AC4				
185	5CSx_EIO	B5A_RX_R2_N/NC with FPGA DDR Memory	5A/NC	Y19				
186	5CSx_EIO	B3A_TX_B8_N/NC with FPGA DDR Memory	3A/NC	AD4				
187	5CSx_EIO	B5A_RX_R4_P/NC with FPGA DDR Memory	5A/NC	Y17				
188	5CSx_EIO	B3A_TX_B6_P/NC with FPGA DDR Memory	3A/NC	AD5				
189	5CSx_EIO	B5A_RX_R4_N/NC with FPGA DDR Memory	5A/NC	Y18				
190	5CSx_EIO	B3A_TX_B6_N/NC with FPGA DDR Memory	3A/NC	AE6				
191	5CSx_EIO	B3A_RX_B7_P/NC with FPGA DDR Memory	3A/NC	Y11				
192	5CSx_EIO	B3A_TX_B4_P/NC with FPGA DDR Memory	3A/NC	AA4	I			



Copyright © 2014, Critical Link LLC Specifications Subject to Change

MitySOM MitySOM-5CSx System on Module 19 November 2014

Module	Class	SCH NET Name	Bank	Cyclone V	HPS Pin Mux	HPS Pin Mux	HPS Pin Mux Select 1	HPS Pin Mux
Pin			Number	5CSXFC6	Select 3	Select 2		Select 0
Number				U672				
242	5CSx_D	USB1_FAULT_N						
243	PWR	GND						
244	5CSx_HPS	SDMMC_CLK_IN/USB0_CLK/HPS_GPIO44	7C	B12	SDMMC_CLK_IN	USB0_CLK		HPS_GPIO44
245	5CSX_GXB	GXB_TX_5_P	GXB_L1	D2				
246	5CSx_D	USB1_PS_ON						
247	5CSX_GXB	GXB_TX_5_N	GXB_L1	D1				
248	5CSx_HPS	SDMMC_D1/USB0_D3/HPS_GPIO39	7C	B6	SDMMC_D1	USB0_D3		HPS_GPIO39
249	5CSx_D	QSPI_SS0,BOOTSEL1/HPS_GPIO33	7B	A6	QSPI_SS0,BOOTSEL1			HPS_GPIO33
250	5CSx_HPS	SDMMC_D0/USB0_D2/HPS_GPIO38	7C	C13	SDMMC_D0	USB0_D2		HPS_GPIO38
251	5CSx_HPS	RGMII1_RX_CLK/NAND_DQ5/HPS_GPI024	7B	J12	NAND_DQ5	RGMII1_RX_CLK	USB1_D6	HPS_GPIO24
252	5CSx_HPS	SDMMC_PWREN/USB0_D1/HPS_GPIO37	7C	A5	SDMMC_PWREN	USB0_D1		HPS_GPIO37
252	FOR- UDC	UDC CDIO20 DOOTCEL 2/MAND WE	70	D15	NAND WE	OCDI SCI		HPS_GPIO28,B
253	5CSx_HPS	HPS_GPIO28,BOOTSEL2/NAND_WE SDMMC CLK/USB0 STP/HPS GPIO45	7B 7C	D15	NAND_WE	QSPI_SS1 USB0_STP		OOTSEL2
254	5CSx_HPS			B8	SDMMC_CLK		LISD1 D4	HPS_GPIO45
255	5CSx_HPS	RGMII1_RX_CTL/NAND_DQ3/HPS_GPIO22 RTC_PSW/IRO2_N	7B	J13	NAND_DQ3	RGMII1_RX_CTL	USB1_D4	HPS_GPIO22
256 257	5CSx_D 5CSx HPS	RGMII1_RXD0/NAND_DQ0/HPS_GPI019	7B	A14	NAND DQ0	RGMII1_RXD0		HPS GPIO19
257	5CSx_HPS 5CSx_HPS	SDMMC CMD/USB0 D0/HPS GPI019	7B 7C	A14 D14	SDMMC CMD	USB0 D0		HPS_GPI019 HPS_GPI036
258	5CSx_HPS 5CSx_HPS	RGMII1_RXD1/NAND_DQ6/HPS_GPI025	7C 7B	A11	NAND_DQ6	RGMII1_RXD1	USB1 D7	HPS_GPI036 HPS_GPI025
259	5CSx HPS	SDMMC D3/USB0 NXT/HPS GPIO47	7B 7C	B9	SDMMC D3	USB0 NXT	USBI_D/	HPS GPIO47
260	5CSx_HPS	RGMII1_RXD2/NAND_DQ7/HPS_GPIO26	7C 7B	C15	NAND_DQ7	RGMII1_RXD2		HPS_GPIO26
261	5CSx HPS	SDMMC D2/USB0 DIR/HPS GPIO46	7B 7C	B11	SDMMC D2	USB0 DIR		HPS GPIO46
263	5CSx HPS	RGMII1 RXD3/NAND WP/HPS GPIO27	7B	A9	NAND WP	RGMII1 RXD3	OSPI SS2	HPS GPIO27
263	5CSx HPS	SDMMC_D4/USB0_D4/HPS_GPIO40	7D 7C	H13	SDMMC D4	USB0 D4	0011_002	HPS GPIO40
265	5CSx HPS	RGMII1 MDC/NAND DQ2/I2C3 SCL/HPS GPIO21	7C 7B	A13	NAND DQ2	RGMII1 MDC	I2C3 SCL	HPS GPIO21
265	5CSx_HPS	SDMMC_D5/USB0_D5/HPS_GPIO41	7C	A4	SDMMC D5	USB0 D5	iles_bel	HPS GPIO41
267	5CSx HPS	RGMII1 MDIO/NAND DQ1/I2C3 SDA/HPS GPIO20	78 7B	E16	NAND DO1	RGMII1 MDIO	I2C3 SDA	HPS GPIO20
268	5CSx_HPS	SDMMC_D6/USB0_D6/HPS_GPIO42	7C	H12	SDMMC_D6	USB0 D6	1203_0011	HPS_GPIO42
269	5CSx HPS	RGMII1_TX_CTL/NAND_DQ4/HPS_GPIO23	7B	A12	NAND DQ4	RGMII1_TX_CTL	USB1 D5	HPS GPIO23
270	5CSx_HPS	SDMMC_D7/USB0_D7/HPS_GPIO43	7C	B4	SDMMC_D7	USB0 D7		HPS_GPIO43
271	5CSx HPS	RGMII1 TX CLK/NAND ALE/HPS GPIO14	7B	J15	NAND ALE	RGMII1_TX_CLK	QSPI_SS3	HPS GPIO14
272	5CSx D	USB1 ID						
273	PWR-Output	+1.8V						
274	5CSx_D	USB1_D_N				1		
275	5CSx_HPS	RGMII1_TXD3/NAND_RB/HPS_GPI018	7B	D17	NAND_RB	RGMII1_TXD3	USB1_D3	HPS_GPIO18
276	5CSx_D	USB1_D_P						
277	5CSx_HPS	RGMII1_TXD2/NAND_RE/HPS_GPIO17	7B	A15	NAND_RE	RGMII1_TXD2	USB1_D2	HPS_GPIO17
278	5CSx_D	+USB1_VBUS						
279	5CSx_HPS	RGMII1_TXD1/NAND_CLE/HPS_GPIO16	7B	J14	NAND_CLE	RGMII1_TXD1	USB1_D1	HPS_GPIO16
280	PWR	GND						
281	5CSx_HPS	RGMII1_TXD0/NAND_CE/HPS_GPIO15	7B	A16	NAND_CE	RGMII1_TXD0	USB1_D0	HPS_GPIO15
I2C		I2C0_SDA	7A	C19	I2C0_SDA	UART1_RX	SPIM1_CLK	HPS_GPIO63
I2C		I2C0_SCL	7A	B16	I2C0_SCL	UART1_TX	SPIM1_MOSI	HPS_GPIO64
QSPI		QSPI_IO0/USB1_CLK/HPS_GPIO29	7B	A8	QSPI_IO0		USB1_CLK	HPS_GPIO29
QSPI		QSPI_IO1/USB1_STP/HPS_GPIO30	7B	H16	QSPI_IO1		USB1_STP	HPS_GPIO30
QSPI		QSPI_IO2/USB1_DIR/HPS_GPIO31	7B	A7	QSPI_IO2		USB1_DIR	HPS_GPIO31
QSPI		QSPI_IO3/USB1_NXT/HPS_GPIO32	7B	J16	QSPI_IO3		USB1_NXT	HPS_GPIO32
QSPI		QSPI_CLK/HPS_GPIO34	7B	C14	QSPI_CLK			HPS_GPIO34
QSPI		QSPI_SS1/HPS_GPIO35	7B	B14	QSPI_SS1			HPS_GPIO35



Copyright © 2014, Critical Link LLC Specifications Subject to Change

Module	Class	SCH NET Name	Bank	Cyclone V	HPS Pin Mux	HPS Pin Mux	HPS Pin Mux Select 1	HPS Pin Mux
Pin			Number	5CSXFC6	Select 3	Select 2		Select 0
Number				U672				
QSPI		HPS_GPIO0	7D	E4	RGMII0_TX_CLK			HPS_GPIO0
USB1		HPS_GPIO9	7D	C6	RGMII0_TX_CTL			HPS_GPIO9
USB1		USB1_D0	7D	C10	RGMII0_TXD0	USB1_D0		HPS_GPIO1
USB1		USB1_D1	7D	F5	RGMII0_TXD1	USB1_D1		HPS_GPIO2
USB1		USB1_D2	7D	C9	RGMII0_TXD2	USB1_D2		HPS_GPIO3
USB1		USB1_D3	7D	C4	RGMII0_TXD3	USB1_D3		HPS_GPIO4
USB1		USB1_D4	7D	C8	RGMII0_RXD0	USB1_D4		HPS_GPIO5
USB1		USB1_D5	7D	D4	RGMII0_MDIO	USB1_D5	I2C2_SDA	HPS_GPIO6
USB1		USB1_D6	7D	C7	RGMII0_MDC	USB1_D6	I2C2_SCL	HPS_GPIO7
USB1		USB1_D7	7D	F4	RGMII0_RX_CTL	USB1_D7		HPS_GPIO8
USB1		USB1_CLK	7D	G4	RGMII0_RX_CLK	USB1_CLK		HPS_GPIO10
USB1		USB1_STP	7D	C5	RGMII0_RXD1	USB1_STP		HPS_GPI011
USB1		USB1_DIR	7D	E5	RGMII0_RXD2	USB1_DIR		HPS_GPIO12
USB1		USB1_NXT	7D	D5	RGMII0_RXD3	USB1_NXT		HPS_GPIO13
E1	-	Reserved (Future Use) - 10-Pin Equivalent						
E2	-	Reserved (Future Use) - 10-Pin Equivalent						
E3	PWR	GND - 10-Pin Equivalent						
E4	PWR	GND - 10-Pin Equivalent						

Notes:

1) For more information about pin definitions and pin connection guidelines please refer to the Cyclone V Device Family Pin Connection Guidelines (<u>http://www.altera.com/literature/dp/cyclone-v/PCG-01014.pdf</u>)

2) The Keys are shown in the numbering but no actual pins exist. The connector is 314-pins counted as follows: 281 total "pins" minus 7 for the "keys" plus 40 for the E1, E2, E3 and E4 pin-groups.



ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	Min	Тур	Max	Units
VIN	Voltage supply, volt input.		4.8	5.0	5.15	Volts
I _{5.0}	Quiescent Current draw	5.0 volt input, 800 MHz DDR3, no FPGA fabric, Linux prompt		410		mA
I _{5.0-max}	Max current draw	5.0 volt input		TBS	TBS	mA
		The MitySOM-5CSX is heavily dependent on PLL configuration, CPU Utilization, and exte				ors

Table 8: Electrical Characteristics

ORDERING INFORMATION

The following table lists the standard module configurations. For shipping status, availability, and lead time of these or other configurations please contact your Critical Link representative.

r			1 ab	le 9: Stan		el Numbe	ers		
Model	Cores	CPU	Speed	FPGA	NOR	FPGA	FPGA	HPS	Component
Model		MHz	Grade	KLE		I/O	RAM	RAM	Temperature Ratings
5CSE-L2-3Y8-RC	Single	600	8	25	16MB	133	N/A	512MB	0° C to 70° C
5CSE-S2-3Y8-RI	Single	800	7	25	16MB	133	N/A	512MB	-40° C to 85° C
5CSE-H4-3YA-RC	Dual	800	7	40	16MB	133	N/A	1GB	0° C to 70° C
5CSE-H4-3YA-RI	Dual	800	7	40	16MB	133	N/A	1GB	-40°C to 85° C
5CSX-H5-4YA-RC	Dual	800	7	85	32MB	133	N/A	1GB	0° C to 70° C
5CSX-H5-4YA-RI	Dual	800	7	85	32MB	133	N/A	1GB	-40°C to 85° C
5CSX-H6-42A-RC	Dual	800	7	110	32MB	107	256MB	1GB	0° C to 70° C
5CSX-H6-42A-RI	Dual	800	7	110	32MB	107	256MB	1GB	-40°C to 85° C
5CSX-H6-4YA-RC	Dual	800	7	110	32MB	133	N/A	1GB	0° C to 70° C
5CSX-H6-4YA-RI	Dual	800	7	110	32MB	133	N/A	1GB	-40° C to 85° C
5CSX-H6-53B-RC	Dual	800	7	110	48MB	107	512MB	2GB	0° C to 70° C

Table 9: Standard Model Numbers



MECHANICAL INTERFACE

A mechanical outline of the MitySOM-5CSx is illustrated in Figure 2, below.




Figure 2 MitySOM-5CSx Mechanical Outline

REVISION HISTORY

Date	Change Description
May 31, 2013	Preliminary specification
September 12, 2013	Initial release
March 5, 2014	Update MitySOM product name
March 31, 2014	Update memory data
November 19, 2014	Modifications for MitySOM-5CSE

FOOTNOTES

- [1] <u>http://www.altera.com/literature/hb/cyclone-v/cv_5400A.pdf</u>
- [2] http://www.altera.com/literature/hb/cyclone-v/cv_52007.pdf
- [3] JTAG USB-Blaster I http://components.arrow.com/part/search/P0302?region=na
- [4] http://www.altera.com/support/devices/estimator/pow-powerplay.jsp

