



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, WDT |
| Number of I/O | 26 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 2K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.62V ~ 3.6V |
| Data Converters | A/D 10x12b; D/A 1x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-TQFP |
| Supplier Device Package | 32-TQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/atsamd20e14a-an |

- Up to five 16-bit Timer/Counters (TC), configurable as either:
 - One 16-bit TC with two compare/capture channels
 - One 8-bit TC with two compare/capture channels
 - One 32-bit TC with two compare/capture channels, by using two TCs
- 32-bit Real Time Counter (RTC) with clock/calendar function
- Watchdog Timer (WDT)
- CRC-32 generator
- Up to six Serial Communication Interfaces (SERCOM), each configurable to operate as either:
 - USART with full-duplex and single-wire half-duplex configuration
 - Inter-Integrated Circuit (I²C) up to 400kHz
 - Serial Peripheral Interface (SPI)
- One 12-bit, 350ksps Analog-to-Digital Converter (ADC) with up to 20 channels
 - Differential and single-ended input
 - 1/2x to 16x programmable gain stage
 - Automatic offset and gain error compensation
 - Oversampling and decimation in hardware to support 13-, 14-, 15- or 16-bit resolution
- 10-bit, 350ksps Digital-to-Analog Converter (DAC)
- Two Analog Comparators (AC) with window compare function
- Peripheral Touch Controller (PTC)
 - 256-Channel capacitive touch and proximity sensing
- I/O
 - Up to 52 programmable I/O pins
- Packages
 - 64-pin TQFP, QFN
 - 64-ball UFBGA
 - 48-pin TQFP, QFN
 - 45-ball WLCSP
 - 32-pin TQFP, QFN
- Operating Voltage
 - 1.62V – 3.63V
- Power Consumption
 - Down to 70µA/MHz in active mode
 - Down to 8µA running the Peripheral Touch Controller

2. Configuration Summary

| | SAM D20J | SAM D20G | SAM D20E |
|---|---|---------------------------------------|---------------------------------------|
| Pins | 64 | 48 | 32 |
| General Purpose I/O-pins (GPIOs) | 52 | 38 | 26 |
| Flash | 256/128/64/32KB | 256/128/64/32KB | 256/128/64/32KB |
| SRAM | 32/16/8/4/2KB | 32/16/8/4/2KB | 32/16/8/4/2KB |
| Timer Counter (TC) instances | 8 | 6 | 6 |
| Waveform output channels per TC instance | 2 | 2 | 2 |
| Serial Communication Interface (SERCOM) instances | 6 | 6 | 4 |
| Analog-to-Digital Converter (ADC) channels | 20 | 14 | 10 |
| Analog Comparators (AC) | 2 | 2 | 2 |
| Digital-to-Analog Converter (DAC) channels | 1 | 1 | 1 |
| Real-Time Counter (RTC) | Yes | Yes | Yes |
| RTC alarms | 1 | 1 | 1 |
| RTC compare values | One 32-bit value or two 16-bit values | One 32-bit value or two 16-bit values | One 32-bit value or two 16-bit values |
| External Interrupt lines | 16 | 16 | 16 |
| Peripheral Touch Controller (PTC) X and Y lines | 16x16 | 12x10 | 10x6 |
| Maximum CPU frequency | 48MHz | | |
| Packages | QFN TQFP UFBGA | QFN TQFP WLCSP | QFN TQFP |
| Oscillators | 32.768kHz crystal oscillator (XOSC32K) 0.4-32MHz crystal oscillator (XOSC) 32.768kHz internal oscillator (OSC32K) 32KHz ultra-low-power internal oscillator (OSCULP32K) 8MHz high-accuracy internal oscillator (OSC8M) 48MHz Digital Frequency Locked Loop (DFLL48M) | | |
| Event System channels | 8 | 8 | 8 |
| SW Debug Interface | Yes | Yes | Yes |
| Watchdog Timer (WDT) | Yes | Yes | Yes |

| Ordering Code | FLASH (bytes) | SRAM (bytes) | Package | Carrier Type |
|------------------|---------------|--------------|---------|--------------|
| ATSAMD20G17A-AU | 128K | 16K | TQFP48 | Tray |
| ATSAMD20G17A-AUT | | | | Tape & Reel |
| ATSAMD20G17A-AN | | | | Tray |
| ATSAMD20G17A-ANT | | | | Tape & Reel |
| ATSAMD20G17A-MU | | | QFN48 | Tray |
| ATSAMD20G17A-MUT | | | | Tape & Reel |
| ATSAMD20G17A-MN | | | | Tray |
| ATSAMD20G17A-MNT | | | | Tape & Reel |
| ATSAMD20G17A-UUT | | | WLCSP45 | Tape & Reel |
| ATSAMD20G18A-AU | 256K | 32K | TQFP48 | Tray |
| ATSAMD20G18A-AUT | | | | Tape & Reel |
| ATSAMD20G18A-AN | | | | Tray |
| ATSAMD20G18A-ANT | | | | Tape & Reel |
| ATSAMD20G18A-MU | | | QFN48 | Tray |
| ATSAMD20G18A-MUT | | | | Tape & Reel |
| ATSAMD20G18A-MN | | | | Tray |
| ATSAMD20G18A-MNT | | | | Tape & Reel |
| ATSAMD20G18A-UUT | | | WLCSP45 | Tape & Reel |

3.3. SAM D20J


| Ordering Code | FLASH (bytes) | SRAM (bytes) | Package | Carrier Type |
|------------------|---------------|--------------|---------|--------------|
| ATSAMD20J14A-AU | 16K | 2K | TQFP64 | Tray |
| ATSAMD20J14A-AUT | | | | Tape & Reel |
| ATSAMD20J14A-AN | | | | Tray |
| ATSAMD20J14A-ANT | | | | Tape & Reel |
| ATSAMD20J14A-MU | | | QFN64 | Tray |
| ATSAMD20J14A-MUT | | | | Tape & Reel |
| ATSAMD20J14A-MN | | | | Tray |
| ATSAMD20J14A-MNT | | | | Tape & Reel |

| Device Variant | DID.DEVSEL | Device ID (DID) |
|----------------|-------------|-----------------|
| SAMD20E14A | 0x0E | 0x1000130E |
| Reserved | 0x0F | |
| SAMD20G18U | 0x10 | 0x10001310 |
| SAMD20G17U | 0x11 | 0x10001311 |
| Reserved | 0x12 - 0xFF | |


Note: The device variant (last letter of the ordering number) is independent of the die revision (DSU.DID.REVISION): The device variant denotes functional differences, whereas the die revision marks evolution of the die. The device variant denotes functional differences, whereas the die revision marks evolution of the die.

5.2. SAM D20G

5.2.1. QFN48 / TQFP48




5.2.2. WLCSP45



- DIGITAL PIN
- ANALOG PIN
- OSCILLATOR
- GROUND
- INPUT SUPPLY
- REGULATED OUTPUT SUPPLY
- RESET PIN

5.3. SAM D20E

5.3.1. QFN32 / TQFP32



- The System Timer is a 24-bit timer that extends the functionality of both the processor and the NVIC. Refer to the Cortex-M0+ Technical Reference Manual for details (www.arm.com).
- Nested Vectored Interrupt Controller (NVIC)
 - External interrupt signals connect to the NVIC, and the NVIC prioritizes the interrupts. Software can set the priority of each interrupt. The NVIC and the Cortex-M0+ processor core are closely coupled, providing low latency interrupt processing and efficient processing of late arriving interrupts. Refer to [Nested Vector Interrupt Controller](#) and the Cortex-M0+ Technical Reference Manual for details (www.arm.com).
- System Control Block (SCB)
 - The System Control Block provides system implementation information, and system control. This includes configuration, control, and reporting of the system exceptions. Refer to the Cortex-M0+ Devices Generic User Guide for details (www.arm.com).
- Micro Trace Buffer (MTB)
 - The CoreSight MTB-M0+ (MTB) provides a simple execution trace capability to the Cortex-M0+ processor. Refer to section [Micro Trace Buffer](#) and the CoreSight MTB-M0+ Technical Reference Manual for details (www.arm.com).

7.1.3. Cortex-M0+ Address Map

Table 7-2. Cortex-M0+ Address Map

| Address | Peripheral |
|---------------------------------------|---|
| 0xE000E000 | System Control Space (SCS) |
| 0xE000E010 | System Timer (SysTick) |
| 0xE000E100 | Nested Vectored Interrupt Controller (NVIC) |
| 0xE000ED00 | System Control Block (SCB) |
| 0x41006000 (see also Product Mapping) | Micro Trace Buffer (MTB) |

7.1.4. I/O Interface

7.1.4.1. Overview

Because accesses to the AMBA® AHB-Lite™ and the single cycle I/O interface can be made concurrently, the Cortex-M0+ processor can fetch the next instructions while accessing the I/Os. This enables single cycle I/O accesses to be sustained for as long as needed. Refer to *CPU Local Bus* for more information.

7.1.4.2. Description

Direct access to PORT registers.

7.2. Nested Vector Interrupt Controller

7.2.1. Overview

The Nested Vectored Interrupt Controller (NVIC) in the SAM D20 supports 32 interrupt lines with four different priority levels. For more details, refer to the Cortex-M0+ Technical Reference Manual (www.arm.com).

7.2.2. Interrupt Line Mapping

Each of the 28 interrupt lines is connected to one peripheral instance, as shown in the table below. Each peripheral can have one or more interrupt flags, located in the peripheral's Interrupt Flag Status and Clear

| Peripheral Source | NVIC Line |
|-----------------------------------|-----------|
| DAC – Digital-to-Analog Converter | 23 |
| PTC – Peripheral Touch Controller | 24 |

7.3. Micro Trace Buffer

7.3.1. Features

- Program flow tracing for the Cortex-M0+ processor
- MTB SRAM can be used for both trace and general purpose storage by the processor
- The position and size of the trace buffer in SRAM is configurable by software
- CoreSight compliant

7.3.2. Overview

When enabled, the MTB records changes in program flow, reported by the Cortex-M0+ processor over the execution trace interface shared between the Cortex-M0+ processor and the CoreSight MTB-M0+. This information is stored as trace packets in the SRAM by the MTB. An off-chip debugger can extract the trace information using the Debug Access Port to read the trace information from the SRAM. The debugger can then reconstruct the program flow from this information.

The MTB simultaneously stores trace information into the SRAM, and gives the processor access to the SRAM. The MTB ensures that trace write accesses have priority over processor accesses.

The execution trace packet consists of a pair of 32-bit words that the MTB generates when it detects the processor PC value changes non-sequentially. A non-sequential PC change can occur during branch instructions or during exception entry. See the CoreSight MTB-M0+ Technical Reference Manual for more details on the MTB execution trace packet format.

Tracing is enabled when the MASTER.EN bit in the Master Trace Control Register is 1. There are various ways to set the bit to 1 to start tracing, or to 0 to stop tracing. See the CoreSight Cortex-M0+ Technical Reference Manual for more details on the Trace start and stop and for a detailed description of the MTB's MASTER register. The MTB can be programmed to stop tracing automatically when the memory fills to a specified watermark level or to start or stop tracing by writing directly to the MASTER.EN bit. If the watermark mechanism is not being used and the trace buffer overflows, then the buffer wraps around overwriting previous trace packets.

The base address of the MTB registers is 0x41006000; this address is also written in the CoreSight ROM Table. The offset of each register from the base address is fixed and as defined by the CoreSight MTB-M0+ Technical Reference Manual. The MTB has 4 programmable registers to control the behavior of the trace features:

- POSITION: Contains the trace write pointer and the wrap bit,
- MASTER: Contains the main trace enable bit and other trace control fields,
- FLOW: Contains the WATERMARK address and the AUTOSTOP and AUTOHALT control bits,
- BASE: Indicates where the SRAM is located in the processor memory map. This register is provided to enable auto discovery of the MTB SRAM location, by a debug agent.

See the CoreSight MTB-M0+ Technical Reference Manual for a detailed description of these registers.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bit 3 – GCLK

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bit 2 – SYSCTRL

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bit 1 – PM

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

7.7.2. PAC1 Register Description

7.7.2.1. Write Protect Clear

Name: WPCLR
Offset: 0x00
Reset: 0x000002
Property: –

| | | | | | | | | |
|--------|----|-----|----|----|------|---------|-----|----|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| | | | | | | | | |
| Access | | | | | | | | |
| Reset | | | | | | | | |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | | | | |
| Access | | | | | | | | |
| Reset | | | | | | | | |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | | | | | | |
| Access | | | | | | | | |
| Reset | | | | | | | | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | MTB | | | PORT | NVMCTRL | DSU | |
| Access | | R/W | | | R/W | R/W | R/W | |
| Reset | | 0 | | | 0 | 0 | 1 | |

Bit 6 – MTB

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bit 3 – PORT

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bit 2 – NVMCTRL

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bit 1 – DSU

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

7.7.3. PAC2 Register Description

7.7.3.1. Write Protect Clear

Name: WPCLR
Offset: 0x00
Reset: 0x00800000
Property: –

| | | | | | | | | |
|--------|---------|---------|---------|---------|---------|---------|-------|-----|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| | | | | | | | | |
| Access | | | | | | | | |
| Reset | | | | | | | | |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | PTC | DAC | AC | ADC |
| Access | | | | | R/W | R/W | R/W | R/W |
| Reset | | | | | 0 | 0 | 0 | 0 |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | TC7 | TC6 | TC5 | TC4 | TC3 | TC2 | TC1 | TC0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | SERCOM5 | SERCOM4 | SERCOM3 | SERCOM2 | SERCOM1 | SERCOM0 | EVSYN | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

Bit 19 – PTC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bit 18 – DAC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bit 17 – AC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bit 16 – ADC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bits 15,14,13,12,11,10,9,8 – TCx

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bits 7,6,5,4,3,2 – SERCOMx

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bit 1 – EVSYS

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bit 16 – ADC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bits 15,14,13,12,11,10,9,8 – TCx

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bits 7,6,5,4,3,2 – SERCOMx

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bit 1 – EVSYS

Writing a zero to these bits has no effect.


Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Table 8-4. Package Reference

| | |
|-------------------------|--------|
| JEDEC Drawing Reference | MS-026 |
| JESD97 Classification | E3 |

8.2.2. 64 pin QFN



Note: The exposed die attach pad is not connected electrically inside the device.

Table 8-5. Device and Package Maximum Weight

| | |
|-----|----|
| 200 | mg |
|-----|----|


Table 8-6. Package Characteristics

| | |
|----------------------------|------|
| Moisture Sensitivity Level | MSL3 |
|----------------------------|------|

Table 8-7. Package Reference

| | |
|-------------------------|--------|
| JEDEC Drawing Reference | MO-220 |
| JESD97 Classification | E3 |

8.2.3. 64-ball UFBGA




- Notes :
1. This drawing is for general information only. Refer to JEDEC Drawing MO-280, Variation UCCBB for proper dimensions, tolerances, datums, etc.
 2. Array as seen from the bottom of the package.
 3. Dimension A includes stand-off height A1, package body thickness, and lid height, but does not include attached features.
 4. Dimension b is measured at the maximum ball diameter, parallel to primary datum C.

Table 8-8. Device and Package Maximum Weight

| | |
|------|----|
| 27.4 | mg |
|------|----|

8.2.5. 48 pin QFN



Note: The exposed die attach pad is not connected electrically inside the device.

Table 8-14. Device and Package Maximum Weight

| | |
|-----|----|
| 140 | mg |
|-----|----|

Table 8-15. Package Characteristics

| | |
|----------------------------|------|
| Moisture Sensitivity Level | MSL3 |
|----------------------------|------|

8.2.7. 32 pin TQFP




Table 8-20. Device and Package Maximum Weight

| | |
|-----|----|
| 100 | mg |
|-----|----|

Table 8-21. Package Characteristics

| | |
|----------------------------|------|
| Moisture Sensitivity Level | MSL3 |
|----------------------------|------|

Table 8-27. Package Characteristics

| | |
|----------------------------|------|
| Moisture Sensitivity Level | MSL1 |
|----------------------------|------|

Table 8-28. Package Reference

| | |
|-------------------------|--------|
| JEDEC Drawing Reference | MO-220 |
| JESD97 Classification | E1 |

8.3. Soldering Profile

The following table gives the recommended soldering profile from J-STD-20.

Table 8-29.

| Profile Feature | Green Package |
|--|----------------|
| Average Ramp-up Rate (217°C to peak) | 3°C/s max. |
| Preheat Temperature 175°C ±25°C | 150-200°C |
| Time Maintained Above 217°C | 60-150s |
| Time within 5°C of Actual Peak Temperature | 30s |
| Peak Temperature Range | 260°C |
| Ramp-down Rate | 6°C/s max. |
| Time 25°C to Peak Temperature | 8 minutes max. |

A maximum of three reflow passes is allowed per component.