

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	38
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.62V ~ 3.6V
Data Converters	A/D 14x12b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	48-QFN (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atsamd20g14a-mu

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Up to five 16-bit Timer/Counters (TC), configurable as either:
  - · One 16-bit TC with two compare/capture channels
  - One 8-bit TC with two compare/capture channels
  - One 32-bit TC with two compare/capture channels, by using two TCs
- 32-bit Real Time Counter (RTC) with clock/calendar function
- Watchdog Timer (WDT)
- CRC-32 generator
- Up to six Serial Communication Interfaces (SERCOM), each configurable to operate as either:
  - USART with full-duplex and single-wire half-duplex configuration
  - Inter-Integrated Circuit (I<sup>2</sup>C) up to 400kHz
  - Serial Peripheral Interface (SPI)
- One 12-bit, 350ksps Analog-to-Digital Converter (ADC) with up to 20 channels
  - · Differential and single-ended input
  - 1/2x to 16x programmable gain stage
  - Automatic offset and gain error compensation
  - Oversampling and decimation in hardware to support 13-, 14-, 15- or 16-bit resolution
- 10-bit, 350ksps Digital-to-Analog Converter (DAC)
- Two Analog Comparators (AC) with window compare function
- Peripheral Touch Controller (PTC)
  - 256-Channel capacitive touch and proximity sensing
- I/O
  - Up to 52 programmable I/O pins
- Packages
  - 64-pin TQFP, QFN
  - 64-ball UFBGA
  - 48-pin TQFP, QFN
  - 45-ball WLCSP
  - 32-pin TQFP, QFN
- Operating Voltage
  - 1.62V 3.63V
- Power Consumption
  - Down to 70µA/MHz in active mode
  - Down to 8µA running the Peripheral Touch Controller



# 2. Configuration Summary


	SAM D20J	SAM D20G	SAM D20E
Pins	64	48	32
General Purpose I/O-pins (GPIOs)	52	38	26
Flash	256/128/64/32KB	256/128/64/32KB	256/128/64/32KB
SRAM	32/16/8/4/2KB	32/16/8/4/2KB	32/16/8/4/2KB
Timer Counter (TC) instances	8	6	6
Waveform output channels per TC instance	2	2	2
Serial Communication Interface (SERCOM) instances	6	6	4
Analog-to-Digital Converter (ADC) channels	20	14	10
Analog Comparators (AC)	2	2	2
Digital-to-Analog Converter (DAC) channels	1	1	1
Real-Time Counter (RTC)	Yes	Yes	Yes
RTC alarms	1	1	1
RTC compare values	One 32-bit value or	One 32-bit value or	One 32-bit value or
	two 16-bit values	two 16-bit values	two 16-bit values
External Interrupt lines	16	16	16
Peripheral Touch Controller (PTC) X and Y lines	16x16	12x10	10x6
Maximum CPU frequency	48MHz		
Packages	QFN	QFN	QFN
	TQFP	TQFP	TQFP
	UFBGA	WLCSP	
Oscillators	32.768kHz crystal o	scillator (XOSC32K)	
	0.4-32MHz crystal o	scillator (XOSC)	
	32.768kHz internal	oscillator (OSC32K)	
	32KHz ultra-low-pow	wer internal oscillator	(OSCULP32K)
	8MHz high-accuracy	y internal oscillator (C	DSC8M)
	48MHz Digital Frequ	uency Locked Loop (	DFLL48M)
Event System channels	8	8	8
SW Debug Interface	Yes	Yes	Yes
Watchdog Timer (WDT)	Yes	Yes	Yes




# 5. Pinout

# 5.1. SAM D20J

5.1.1. QFN64 / TQFP64








- DIGITAL PIN
- ANALOG PIN
- OSCILLATOR
- GROUND
- INPUT SUPPLY
- REGULATED OUTPUT SUPPLY
- RESET PIN



- 5.2. SAM D20G
- 5.2.1. QFN48 / TQFP48




RESET PIN



#### 6. **Product Mapping**

#### Figure 6-1. Product Mapping



PAC2 **EVSYS** SERCOM0 SERCOM1 SERCOM2 SERCOM3 SERCOM4 SERCOM5 TC0 TC1 TC2 тС3 TC4 TC5 TC6 TC7 ADC AC DAC PTC Reserved 0x42FFFFFF

This figure represents the full configuration of the SAM D20 device with maximum flash and SRAM capabilities and a full set of peripherals. Refer to the Configuration Summary for details.



# 7.4. High-Speed Bus System

#### 7.4.1. Features

High-Speed Bus Matrix has the following features:

- Symmetric crossbar bus switch implementation
- Allows concurrent accesses from different masters to different slaves
- 32-bit data bus
- Operation at a one-to-one clock frequency with the bus masters

#### 7.4.2. Configuration

#### Table 7-4. Bus Matrix Masters

Bus Matrix Masters	Master ID
CM0+ - Cortex M0+ Processor	0
DSU - Device Service Unit	1

#### Table 7-5. Bus Matrix Slaves

Bus Matrix Slaves	Slave ID
Internal Flash Memory	0
AHB-APB Bridge A	1
AHB-APB Bridge B	2
AHB-APB Bridge C	3

# 7.5. AHB-APB Bridge

The AHB-APB bridge is an AHB slave, providing an interface between the high-speed AHB domain and the low-power APB domain. It is used to provide access to the programmable control registers of peripherals (see *Product Mapping*).

AHB-APB bridge is based on AMBA APB Protocol Specification V2.0 (ref. as APB4) including:


- Wait state support
- Error reporting
- Transaction protection
- Sparse data transfer (byte, half-word and word)

Additional enhancements:

- Address and data cycles merged into a single cycle
- Sparse data transfer also apply to read access

to operate the AHB-APB bridge, the clock (CLK\_HPBx\_AHB) must be enabled. See *PM* – *Power Manager* for details.





Product Mapping on page 19

# 7.6. PAC - Peripheral Access Controller

#### 7.6.1. Overview

There is one PAC associated with each AHB-APB bridge. The PAC can provide write protection for registers of each peripheral connected on the same bridge.

The PAC peripheral bus clock (CLK\_PACx\_APB) can be enabled and disabled in the Power Manager. CLK\_PAC0\_APB and CLK\_PAC1\_APB are enabled are reset. CLK\_PAC2\_APB is disabled at reset. Refer to *PM* – *Power Manager* for details. The PAC will continue to operate in any sleep mode where the selected clock source is running. Write-protection does not apply for debugger access. When the debugger makes an access to a peripheral, write-protection is ignored so that the debugger can update the register.



Name: WPCLR Offset: 0x00 **Reset:** 0x000000 Property: -Bit 31 30 29 28 27 26 25 24 Access Reset Bit 23 22 21 20 19 18 17 16 Access Reset 15 9 8 Bit 14 13 12 11 10 Access Reset Bit 6 5 3 2 0 7 4 1 EIC RTC WDT GCLK SYSCTRL PM Access R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 Reset

#### Bit 6 – EIC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description	
0	Write-protection is disabled.	
1	Write-protection is enabled.	

# Bit 5 – RTC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description	
0	Write-protection is disabled.	
1	Write-protection is enabled.	

# Bit 4 – WDT

Writing a zero to these bits has no effect.



Name: WPSET Offset: 0x04 **Reset:** 0x000000 Property: -Bit 31 30 29 28 27 26 25 24 Access Reset Bit 23 22 21 20 19 18 17 16 Access Reset 15 9 8 Bit 14 13 12 11 10 Access Reset Bit 6 5 3 2 0 7 4 1 EIC RTC WDT GCLK SYSCTRL PM Access R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 Reset

#### Bit 6 – EIC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description	
0	Write-protection is disabled.	
1	Write-protection is enabled.	

# Bit 5 – RTC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description	
0	Write-protection is disabled.	
1	Write-protection is enabled.	

# Bit 4 – WDT

Writing a zero to these bits has no effect.



Value	Description	
0	Write-protection is disabled.	
1	Write-protection is enabled.	

# Bit 3 – GCLK

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

	Value	Description	
(	0	Write-protection is disabled.	
	1	Write-protection is enabled.	

# Bit 2 – SYSCTRL

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

# Bit 1 – PM

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description	
0	Write-protection is disabled.	
1	Write-protection is enabled.	

# 7.7.2. PAC1 Register Description



Value	Description		
0	Write-protection is disabled.		
1	Write-protection is enabled.		

# Bit 1 – DSU

Writing a zero to these bits has no effect.

Value	Description		
0	Write-protection is disabled.		
1	Write-protection is enabled.		



Name: WPSET Offset: 0x04 **Reset:** 0x000002 Property: -Bit 31 30 29 28 27 26 25 24 Access Reset Bit 23 22 21 20 19 18 17 16 Access Reset 15 9 8 Bit 14 13 12 11 10 Access Reset Bit 6 5 3 2 0 7 4 1 МТВ PORT NVMCTRL DSU Access R/W R/W R/W R/W 0 0 0 1 Reset

#### Bit 6 – MTB

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description		
0	Write-protection is disabled.		
1	Write-protection is enabled.		

# Bit 3 – PORT

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description		
0	Write-protection is disabled.		
1	Write-protection is enabled.		

# Bit 2 – NVMCTRL

Writing a zero to these bits has no effect.



7.7.3.1. Write Protect Clear

 Name:
 WPCLR

 Offset:
 0x00

 Reset:
 0x00800000

 Property:

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
					PTC	DAC	AC	ADC
Access					R/W	R/W	R/W	R/W
Reset					0	0	0	0
Bit	15	14	13	12	11	10	9	8
	TC7	TC6	TC5	TC4	TC3	TC2	TC1	TC0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
[	SERCOM5	SERCOM4	SERCOM3	SERCOM2	SERCOM1	SERCOM0	EVSYS	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	

#### Bit 19 – PTC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description		
0	Write-protection is disabled.		
1	Write-protection is enabled.		

# Bit 18 – DAC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description		
0	Write-protection is disabled.		
1	Write-protection is enabled.		

# Bit 17 – AC

Writing a zero to these bits has no effect.



Value	Description		
0	Write-protection is disabled.		
1	Write-protection is enabled.		

# Bit 16 – ADC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description		
0	Write-protection is disabled.		
1	Write-protection is enabled.		

# Bits 15,14,13,12,11,10,9,8 - TCx

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description		
0	Write-protection is disabled.		
1	Write-protection is enabled.		

# Bits 7,6,5,4,3,2 – SERCOMx

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description		
0	Write-protection is disabled.		
1	Write-protection is enabled.		

# Bit 1 – EVSYS

Writing a zero to these bits has no effect.

Value	Description		
0	Write-protection is disabled.		
1	Write-protection is enabled.		



Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

# Bit 16 – ADC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

# Bits 15,14,13,12,11,10,9,8 - TCx

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

# Bits 7,6,5,4,3,2 – SERCOMx

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

# Bit 1 – EVSYS

Writing a zero to these bits has no effect.

Value	Description	
0	Write-protection is disabled.	
1	Write-protection is enabled.	



# 8. Packaging Information

# 8.1. Thermal Considerations Related Links

Junction Temperature on page 39

# 8.1.1. Thermal Resistance Data

The following table summarizes the thermal resistance data depending on the package.

Package Type	θ <sub>JA</sub>	θ <sub>JC</sub>
32-pin TQFP	68.0°C/W	25.8°C/W
48-pin TQFP	78.8°C/W	12.3°C/W
64-pin TQFP	66.7°C/W	11.9°C/W
32-pin QFN	37.2°C/W	13.1°C/W
48-pin QFN	33.0°C/W	11.4°C/W
64-pin QFN	33.5°C/W	11.2°C/W
64-ball UFBGA	67.4°C/W	12.4°C/W
45-ball WLCSP	37.0°C/W	0.36°C/W

# Table 8-1. Thermal Resistance Data

#### 8.1.2. Junction Temperature

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from the following:

- 1.  $T_J = T_A + (P_D \times \theta_{JA})$
- 2.  $T_J = T_A + (P_D \times (\theta_{HEATSINK} + \theta_{JC}))$

where:

- θ<sub>JA</sub> = Package thermal resistance, Junction-to-ambient (°C/W), see Thermal Resistance Data
- θ<sub>JC</sub> = Package thermal resistance, Junction-to-case thermal resistance (°C/W), see Thermal Resistance Data
- θ<sub>HEATSINK</sub> = Thermal resistance (°C/W) specification of the external cooling device
- P<sub>D</sub> = Device power consumption (W)
- T<sub>A</sub> = Ambient temperature (°C)

From the first equation, the user can derive the estimated lifetime of the chip and decide if a cooling device is necessary or not. If a cooling device is to be fitted on the chip, the second equation should be used to compute the resulting average chip-junction temperature  $T_J$  in °C.

# **Related Links**


Thermal Considerations on page 39



#### Table 8-4. Package Reference

JEDEC Drawing Reference	MS-026
JESD97 Classification	E3

#### 8.2.2. 64 pin QFN



Note: The exposed die attach pad is not connected electrically inside the device.

# **Atmel**

#### Table 8-5. Device and Package Maximum Weight

200	mg


#### Table 8-6. Package Charateristics


Moisture Sensitivity Level	MSL3
----------------------------	------

#### Table 8-7. Package Reference

JEDEC Drawing Reference	MO-220
JESD97 Classification	E3

#### 8.2.3. 64-ball UFBGA





#### COMMON DIMENSIONS

(Unit of Measure = mm)				
SYMBOL	MIN	NOM	МАХ	NOTE
А			0.650	
A1	0.140		0.240	
E/D	5.00 / 5.00			
E1/D1	3.50 / 3.50			
b	0.200		0.300	
e	Ball pltch : 0.500			
м	Mold thickness : 0.250 ref			
S	Subst thickness : 0.136 ref			
aaa	Pack edge tolerance : 0.100			
bbb	Mold flatness : 0.100			
ddd	Copla : 0.100			
ball diam	0.250			
n	64			

Notes : 1. This drawing is for general information only. Refer to JEDEC Drawing MO-280, Variation UCCBB for proper dimensions, tolerances, datums, etc. 2. Array as seen from the bottom of the package.

Dimension A includes stand-off height A1, package body thickness, and lid height, but does not include attached features.
 Dimension b is measured at the maximum ball diameter, parallel to primary datum C.

Table 8-8. Device and Package Maximum Weight

BOTTOM VIEW

☐ aaa(4X)

27.4	mg
------	----



#### Table 8-11. Device and Package Maximum Weight

140	mg

#### Table 8-12. Package Characteristics

Moisture Sensitivity Level	MSL3	
Table 8-13. Package Reference		
JEDEC Drawing Reference	MS-026	
JESD97 Classification	E3	

