

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Active |
|----------------------------|--|
| Core Processor | ARM® Cortex®-M0+ |
| Core Size | 32-Bit Single-Core |
| Speed | 48MHz |
| Connectivity | I ² C, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, WDT |
| Number of I/O | 38 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 8K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.62V ~ 3.6V |
| Data Converters | A/D 14x12b; D/A 1x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 48-VFQFN Exposed Pad |
| Supplier Device Package | 48-QFN (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/atsamd20g16a-mut |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

| Intr | oduct | ion | .1 |
|------|-------------------------------|--|----------------------------------|
| Fea | atures | | 1 |
| 1. | Desc | ription | .4 |
| 2. | Confi | guration Summary | 5 |
| 3. | 3.1. 3.2. 3.3. | ring Information SAM D20E SAM D20G SAM D20J Device Identification | 6 . 8 . 9 |
| 4. | Block | Diagram1 | 3 |
| 5. | | ۱t | 14 16 |
| 6. | Produ | uct Mapping1 | 9 |
| 7. | 7.1. 7.2. 7.3. 7.4. | essor And Architecture 2 Cortex M0+ Processor 2 Nested Vector Interrupt Controller 2 Micro Trace Buffer 2 High-Speed Bus System 2 AHB-APB Bridge 2 PAC - Peripheral Access Controller 2 Register Description 2 | 20 21 23 24 24 25 |
| 8. | Packa 8.1. 8.2. 8.3. | aging Information | 39 40 |

1. Description

The Atmel[®] | SMART[™] SAM D20 is a series of low-power microcontrollers using the 32-bit ARM[®] Cortex[®]-M0+ processor, and ranging from 32- to 64-pins with up to 256KB Flash and 32KB of SRAM. The SAM D20 devices operate at a maximum frequency of 48MHz and reach 2.46 CoreMark/MHz. They are designed for simple and intuitive migration with identical peripheral modules, hex compatible code, identical linear address map and pin compatible migration paths between all devices in the product series. All devices include intelligent and flexible peripherals, Atmel Event System for inter-peripheral signaling, and support for capacitive touch button, slider and wheel user interfaces.

The SAM D20 devices provide the following features: In-system programmable Flash, eight-channel Event System, programmable interrupt controller, up to 52 programmable I/O pins, 32-bit real-time clock and calendar, up to eight 16-bit Timer/Counters (TC). The timer/counters can be configured to perform frequency and waveform generation, accurate program execution timing or input capture with time and frequency measurement of digital signals. The TCs can operate in 8- or 16-bit mode, selected TCs can be cascaded to form a 32-bit TC. The series provide up to six Serial Communication Modules (SERCOM) that each can be configured to act as an USART, UART, SPI, I²C up to 400kHz, up to twenty-channel 350ksps 12-bit ADC with programmable gain and optional oversampling and decimation supporting up to 16-bit resolution, one 10-bit 350ksps DAC, two analog comparators with window mode, Peripheral Touch Controller supporting up to 256 buttons, sliders, wheels and proximity sensing; programmable Watchdog Timer, brown-out detector and power-on reset and two-pin Serial Wire Debug (SWD) program and debug interface.

All devices have accurate and low-power external and internal oscillators. All oscillators can be used as a source for the system clock. Different clock domains can be independently configured to run at different frequencies, enabling power saving by running each peripheral at its optimal clock frequency, and thus maintaining a high CPU frequency while reducing power consumption.


The SAM D20 devices have two software-selectable sleep modes, idle and standby. In idle mode the CPU is stopped while all other functions can be kept running. In standby all clocks and functions are stopped expect those selected to continue running. The device supports SleepWalking. This feature allows the peripheral to wake up from sleep based on predefined conditions, and thus allows the CPU to wake up only when needed, e.g. when a threshold is crossed or a result is ready. The Event System supports synchronous and asynchronous events, allowing peripherals to receive, react to and send events even in standby mode.

The Flash program memory can be reprogrammed in-system through the SWD interface. The same interface can be used for non-intrusive on-chip debug of application code. A boot loader running in the device can use any communication interface to download and upgrade the application program in the Flash memory.

The SAM D20 devices are supported with a full suite of program and system development tools, including C compilers, macro assemblers, program debugger/simulators, programmers and evaluation kits.



3. Ordering Information



3.1. SAM D20E

| Ordering Code | FLASH (bytes) | SRAM (bytes) | Package | Carrier Type |
|------------------|---------------|--------------|---------|--------------|
| ATSAMD20E14A-AU | 16K | 2К | TQFP32 | Tray |
| ATSAMD20E14A-AUT | - | | | Tape & Reel |
| ATSAMD20E14A-AN | - | | | Tray |
| ATSAMD20E14A-ANT | - | | | Tape & Reel |
| ATSAMD20E14A-MU | | | QFN32 | Tray |
| ATSAMD20E14A-MUT | | | | Tape & Reel |
| ATSAMD20E14A-MN | | | | Tray |
| ATSAMD20E14A-MNT | | | | Tape & Reel |



| Ordering Code | FLASH (bytes) | SRAM (bytes) | Package | Carrier Type |
|------------------|---------------|--------------|---------|--------------|
| ATSAMD20E15A-AU | 32K | 4K | TQFP32 | Tray |
| ATSAMD20E15A-AUT | | | | Tape & Reel |
| ATSAMD20E15A-AN | _ | | | Tray |
| ATSAMD20E15A-ANT | | | | Tape & Reel |
| ATSAMD20E15A-MU | | | QFN32 | Tray |
| ATSAMD20E15A-MUT | | | | Tape & Reel |
| ATSAMD20E15A-MN | | | | Tray |
| ATSAMD20E15A-MNT | | | | Tape & Reel |
| ATSAMD20E16A-AU | 64K | 8K | TQFP32 | Tray |
| ATSAMD20E16A-AUT | | | | Tape & Reel |
| ATSAMD20E16A-AN | _ | | | Tray |
| ATSAMD20E16A-AFT | | | | Tape & Reel |
| ATSAMD20E16A-MU | _ | | QFN32 | Tray |
| ATSAMD20E16A-MUT | | | | Tape & Reel |
| ATSAMD20E16A-MN | _ | | | Tray |
| ATSAMD20E16A-MNT | | | | Tape & Reel |
| ATSAMD20E17A-AU | 128K | 16K | TQFP32 | Tray |
| ATSAMD20E17A-AUT | | | | Tape & Reel |
| ATSAMD20E17A-AN | | | | Tray |
| ATSAMD20E17A-ANT | | | | Tape & Reel |
| ATSAMD20E17A-MU | _ | | QFN32 | Tray |
| ATSAMD20E17A-MUT | | | | Tape & Reel |
| ATSAMD20E17A-MN | | | Tray | |
| ATSAMD20E17A-MNT | | | | Tape & Reel |
| ATSAMD20E18A-AU | 256K | 32K | TQFP32 | Tray |
| ATSAMD20E18A-AUT | | | | Tape & Reel |
| ATSAMD20E18A-AN | | | | Tray |
| ATSAMD20E18A-AFT | | | | Tape & Reel |
| ATSAMD20E18A-MU | | | QFN32 | Tray |
| ATSAMD20E18A-MUT | | | | Tape & Reel |
| ATSAMD20E18A-MN | | | | Tray |
| ATSAMD20E18A-MNT | | | | Tape & Reel |



| Ordering Code | FLASH (bytes) | SRAM (bytes) | Package | Carrier Type |
|------------------|---------------|--------------|---------|--------------|
| ATSAMD20J18A-AU | 256K | 32K | TQFP64 | Tray |
| ATSAMD20J18A-AUT | _ | | | Tape & Reel |
| ATSAMD20J18A-AN | _ | | | Tray |
| ATSAMD20J18A-ANT | _ | | | Tape & Reel |
| ATSAMD20J18A-MU | | | QFN64 | Tray |
| ATSAMD20J18A-MUT | | | | Tape & Reel |
| ATSAMD20J18A-MN | | | | Tray |
| ATSAMD20J18A-MNT | | | | Tape & Reel |
| ATSAMD20J18A-CU | | | UFBGA64 | Tray |
| ATSAMD20J18A-CUT | | | | Tape & Reel |

3.4. Device Identification


The DSU - Device Service Unit peripheral provides the Device Selection bits in the Device Identification register (DID.DEVSEL) in order to identify the device by software. The device variants have a reset value of DID=0x1001drxx, with the LSB identifying the die number ('d'), the die revision ('r') and the device selection ('xx').

| | Table 3-1. | Device | Identification | Values |
|--|------------|--------|----------------|--------|
|--|------------|--------|----------------|--------|

| Device Variant | DID.DEVSEL | Device ID (DID) |
|----------------|------------|-----------------|
| SAMD20J18C | 0x00 | 0x10001300 |
| SAMD20J18A | 0x00 | 0x10001300 |
| SAMD20J17A | 0x01 | 0x10001301 |
| SAMD20J16A | 0x02 | 0x10001302 |
| SAMD20J15A | 0x03 | 0x10001303 |
| SAMD20J14A | 0x04 | 0x10001304 |
| SAMD20G18A | 0x05 | 0x10001305 |
| SAMD20G17A | 0x06 | 0x10001306 |
| SAMD20G16A | 0x07 | 0x10001307 |
| SAMD20G15A | 0x08 | 0x10001308 |
| SAMD20G14A | 0x09 | 0x10001309 |
| SAMD20E18A | 0x0A | 0x1000130A |
| SAMD20E17A | 0x0B | 0x1000130B |
| SAMD20E16A | 0x0C | 0x1000130C |
| SAMD20E15A | 0x0D | 0x1000130D |




4. Block Diagram



Note: 1. Some products have different number of SERCOM instances, Timer/Counter instances, PTC signals and ADC signals. Refer to *Peripherals Configuration Summary* for details.



- 5.2. SAM D20G
- 5.2.1. QFN48 / TQFP48



RESET PIN



- The System Timer is a 24-bit timer that extends the functionality of both the processor and the NVIC. Refer to the Cortex-M0+ Technical Reference Manual for details (www.arm.com).
- Nested Vectored Interrupt Controller (NVIC)
 - External interrupt signals connect to the NVIC, and the NVIC prioritizes the interrupts. Software can set the priority of each interrupt. The NVIC and the Cortex-M0+ processor core are closely coupled, providing low latency interrupt processing and efficient processing of late arriving interrupts. Refer to Nested Vector Interrupt Controller and the Cortex-M0+ Technical Reference Manual for details (www.arm.com).
- System Control Block (SCB)
 - The System Control Block provides system implementation information, and system control. This includes configuration, control, and reporting of the system exceptions. Refer to the Cortex-M0+ Devices Generic User Guide for details (www.arm.com).
- Micro Trace Buffer (MTB)
 - The CoreSight MTB-M0+ (MTB) provides a simple execution trace capability to the Cortex-M0+ processor. Refer to section Micro Trace Buffer and the CoreSight MTB-M0+ Technical Reference Manual for details (www.arm.com).

7.1.3. Cortex-M0+ Address Map

Table 7-2. Cortex-M0+ Address Map

| Address | Peripheral |
|---------------------------------------|---|
| 0xE000E000 | System Control Space (SCS) |
| 0xE000E010 | System Timer (SysTick) |
| 0xE000E100 | Nested Vectored Interrupt Controller (NVIC) |
| 0xE000ED00 | System Control Block (SCB) |
| 0x41006000 (see also Product Mapping) | Micro Trace Buffer (MTB) |

7.1.4. I/O Interface

7.1.4.1. Overview

Because accesses to the AMBA[®] AHB-Lite[™] and the single cycle I/O interface can be made concurrently, the Cortex-M0+ processor can fetch the next instructions while accessing the I/Os. This enables single cycle I/O accesses to be sustained for as long as needed. Refer to *CPU Local Bus* for more information.

7.1.4.2. Description

Direct access to PORT registers.

7.2. Nested Vector Interrupt Controller

7.2.1. Overview

The Nested Vectored Interrupt Controller (NVIC) in the SAM D20 supports 32 interrupt lines with four different priority levels. For more details, refer to the Cortex-M0+ Technical Reference Manual (www.arm.com).

7.2.2. Interrupt Line Mapping

Each of the 28 interrupt lines is connected to one peripheral instance, as shown in the table below. Each peripheral can have one or more interrupt flags, located in the peripheral's Interrupt Flag Status and Clear



7.4. High-Speed Bus System

7.4.1. Features

High-Speed Bus Matrix has the following features:

- Symmetric crossbar bus switch implementation
- Allows concurrent accesses from different masters to different slaves
- 32-bit data bus
- Operation at a one-to-one clock frequency with the bus masters

7.4.2. Configuration

Table 7-4. Bus Matrix Masters

| Bus Matrix Masters | Master ID |
|-----------------------------|-----------|
| CM0+ - Cortex M0+ Processor | 0 |
| DSU - Device Service Unit | 1 |

Table 7-5. Bus Matrix Slaves

| Bus Matrix Slaves | Slave ID |
|-----------------------|----------|
| Internal Flash Memory | 0 |
| AHB-APB Bridge A | 1 |
| AHB-APB Bridge B | 2 |
| AHB-APB Bridge C | 3 |

7.5. AHB-APB Bridge

The AHB-APB bridge is an AHB slave, providing an interface between the high-speed AHB domain and the low-power APB domain. It is used to provide access to the programmable control registers of peripherals (see *Product Mapping*).

AHB-APB bridge is based on AMBA APB Protocol Specification V2.0 (ref. as APB4) including:

- Wait state support
- Error reporting
- Transaction protection
- Sparse data transfer (byte, half-word and word)

Additional enhancements:

- Address and data cycles merged into a single cycle
- Sparse data transfer also apply to read access

to operate the AHB-APB bridge, the clock (CLK_HPBx_AHB) must be enabled. See *PM* – *Power Manager* for details.



| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bit 3 – GCLK

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| I | Value | Description |
|---|-------|-------------------------------|
| | 0 | Write-protection is disabled. |
| | 1 | Write-protection is enabled. |

Bit 2 – SYSCTRL

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bit 1 – PM

Writing a zero to these bits has no effect.

| Value | Description | | | | | |
|-------|-------------------------------|--|--|--|--|--|
| 0 | Write-protection is disabled. | | | | | |
| 1 | Write-protection is enabled. | | | | | |



Name: WPCLR Offset: 0x00 **Reset:** 0x000002 Property: -Bit 31 30 29 28 27 26 25 24 Access Reset Bit 23 22 21 20 19 18 17 16 Access Reset 15 9 8 Bit 14 13 12 11 10 Access Reset Bit 6 5 3 2 0 7 4 1 МТВ PORT NVMCTRL DSU Access R/W R/W R/W R/W 0 0 0 1 Reset

Bit 6 – MTB

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bit 3 – PORT

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description | | | | | |
|-------|-------------------------------|--|--|--|--|--|
| 0 | Write-protection is disabled. | | | | | |
| 1 | Write-protection is enabled. | | | | | |

Bit 2 – NVMCTRL

Writing a zero to these bits has no effect.



| Value | Description | | | | | |
|-------|-------------------------------|--|--|--|--|--|
| 0 | Write-protection is disabled. | | | | | |
| 1 | Write-protection is enabled. | | | | | |

Bit 1 – DSU

Writing a zero to these bits has no effect.

| Value | Description | | | | | |
|-------|-------------------------------|--|--|--|--|--|
| 0 | Write-protection is disabled. | | | | | |
| 1 | Write-protection is enabled. | | | | | |



| Value | Description | | | | | |
|-------|-------------------------------|--|--|--|--|--|
| 0 | Write-protection is disabled. | | | | | |
| 1 | Write-protection is enabled. | | | | | |

Bit 16 – ADC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description | | | | | |
|-------|-------------------------------|--|--|--|--|--|
| 0 | Write-protection is disabled. | | | | | |
| 1 | Write-protection is enabled. | | | | | |

Bits 15,14,13,12,11,10,9,8 - TCx

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bits 7,6,5,4,3,2 – SERCOMx

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description | | | | | |
|-------|-------------------------------|--|--|--|--|--|
| 0 | Write-protection is disabled. | | | | | |
| 1 | Write-protection is enabled. | | | | | |

Bit 1 – EVSYS

Writing a zero to these bits has no effect.

| Value | Description | | | | | |
|-------|-------------------------------|--|--|--|--|--|
| 0 | Write-protection is disabled. | | | | | |
| 1 | Write-protection is enabled. | | | | | |



7.7.3.2. Write Protect Set

 Name:
 WPSET

 Offset:
 0x04

 Reset:
 0x00800000

 Property:

| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|---------|---------|---------|---------|---------|---------|-------|-----|
| Access | | | | | | | | |
| Reset | | | | | | | | |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | PTC | DAC | AC | ADC |
| Access | | | • | | R/W | R/W | R/W | R/W |
| Reset | | | | | 0 | 0 | 0 | 0 |
| | | | | | | | | |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | TC7 | TC6 | TC5 | TC4 | TC3 | TC2 | TC1 | TC0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | SERCOM5 | SERCOM4 | SERCOM3 | SERCOM2 | SERCOM1 | SERCOM0 | EVSYS | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

Bit 19 – PTC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bit 18 – DAC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description |
|-------|-------------------------------|
| 0 | Write-protection is disabled. |
| 1 | Write-protection is enabled. |

Bit 17 – AC

Writing a zero to these bits has no effect.



8. Packaging Information

8.1. Thermal Considerations Related Links

Junction Temperature on page 39

8.1.1. Thermal Resistance Data

The following table summarizes the thermal resistance data depending on the package.

| Package Type | θ _{JA} | θ _{JC} |
|---------------|-----------------|-----------------|
| 32-pin TQFP | 68.0°C/W | 25.8°C/W |
| 48-pin TQFP | 78.8°C/W | 12.3°C/W |
| 64-pin TQFP | 66.7°C/W | 11.9°C/W |
| 32-pin QFN | 37.2°C/W | 13.1°C/W |
| 48-pin QFN | 33.0°C/W | 11.4°C/W |
| 64-pin QFN | 33.5°C/W | 11.2°C/W |
| 64-ball UFBGA | 67.4°C/W | 12.4°C/W |
| 45-ball WLCSP | 37.0°C/W | 0.36°C/W |

Table 8-1. Thermal Resistance Data

8.1.2. Junction Temperature

The average chip-junction temperature, T_J, in °C can be obtained from the following:

- 1. $T_J = T_A + (P_D \times \theta_{JA})$
- 2. $T_J = T_A + (P_D \times (\theta_{HEATSINK} + \theta_{JC}))$

where:

- θ_{JA} = Package thermal resistance, Junction-to-ambient (°C/W), see Thermal Resistance Data
- θ_{JC} = Package thermal resistance, Junction-to-case thermal resistance (°C/W), see Thermal Resistance Data
- θ_{HEATSINK} = Thermal resistance (°C/W) specification of the external cooling device
- P_D = Device power consumption (W)
- T_A = Ambient temperature (°C)

From the first equation, the user can derive the estimated lifetime of the chip and decide if a cooling device is necessary or not. If a cooling device is to be fitted on the chip, the second equation should be used to compute the resulting average chip-junction temperature T_J in °C.

Related Links

Thermal Considerations on page 39



| Table 8-9. | Package Characteristics |
|------------|-------------------------|
|------------|-------------------------|

| Moisture Sensitivity Level | MSL3 | |
|-------------------------------|--------|--|
| Table 8-10. Package Reference | | |
| JEDEC Drawing Reference | MO-220 | |
| JESD97 Classification | E8 | |

8.2.4. 48 pin TQFP






Table 8-11. Device and Package Maximum Weight

| 140 | mg |
|-----|----|
| | |

Table 8-12. Package Characteristics

| Moisture Sensitivity Level | MSL3 | |
|-------------------------------|--------|--|
| Table 8-13. Package Reference | | |
| JEDEC Drawing Reference | MS-026 | |
| JESD97 Classification | E3 | |



Table 8-24. Package Characteristics

| Moisture Sensitivity Level | MSL3 | |
|-------------------------------|--------|--|
| Table 8-25. Package Reference | | |
| JEDEC Drawing Reference | MO-220 | |
| JESD97 Classification | E3 | |

8.2.9. 35 ball WLCSP




Table 8-26. Device and Package Maximum Weight

6.2



mg

Table 8-27. Package Characteristics

| Moisture Sensitivity Level | MSL1 | |
|-------------------------------|--------|--|
| Table 8-28. Package Reference | | |
| JEDEC Drawing Reference | MO-220 | |
| JESD97 Classification | E1 | |

8.3. Soldering Profile

The following table gives the recommended soldering profile from J-STD-20.

Table 8-29.

| Profile Feature | Green Package |
|--|----------------|
| Average Ramp-up Rate (217°C to peak) | 3°C/s max. |
| Preheat Temperature 175°C ±25°C | 150-200°C |
| Time Maintained Above 217°C | 60-150s |
| Time within 5°C of Actual Peak Temperature | 30s |
| Peak Temperature Range | 260°C |
| Ramp-down Rate | 6°C/s max. |
| Time 25°C to Peak Temperature | 8 minutes max. |

A maximum of three reflow passes is allowed per component.





www.atmel.com

Atmel Enabling Unlimited Possibilities

Atmel Corporation

1600 Technology Drive, San Jose, CA 95110 USA

T: (+1)(408) 441.0311

F: (+1)(408) 436.4200

f 🔰 in 8 🖸 W

© 2016 Atmel Corporation. / Rev.: Atmel-42129P-SAM D20 Datasheet Summary-09/2016

Atmel[®], Atmel logo and combinations thereof, Enabling Unlimited Possibilities[®], and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. ARM[®], ARM Connected[®] logo, and others are the registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as military-grade.