




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                   |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                            |
| Core Processor             | ARM® Cortex®-M0+                                                                                                                                                  |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                |
| Speed                      | 48MHz                                                                                                                                                             |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART                                                                                                                                 |
| Peripherals                | Brown-out Detect/Reset, POR, WDT                                                                                                                                  |
| Number of I/O              | 52                                                                                                                                                                |
| Program Memory Size        | 64KB (64K x 8)                                                                                                                                                    |
| Program Memory Type        | FLASH                                                                                                                                                             |
| EEPROM Size                | -                                                                                                                                                                 |
| RAM Size                   | 8K x 8                                                                                                                                                            |
| Voltage - Supply (Vcc/Vdd) | 1.62V ~ 3.6V                                                                                                                                                      |
| Data Converters            | A/D 20x12b; D/A 1x10b                                                                                                                                             |
| Oscillator Type            | Internal                                                                                                                                                          |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                                |
| Mounting Type              | Surface Mount                                                                                                                                                     |
| Package / Case             | 64-VFQFN Exposed Pad                                                                                                                                              |
| Supplier Device Package    | 64-VQFN (9x9)                                                                                                                                                     |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/atsamd20j16b-mn">https://www.e-xfl.com/product-detail/microchip-technology/atsamd20j16b-mn</a> |

## Table of Contents

---

|                                              |    |
|----------------------------------------------|----|
| Introduction.....                            | 1  |
| Features.....                                | 1  |
| 1. Description.....                          | 4  |
| 2. Configuration Summary.....                | 5  |
| 3. Ordering Information.....                 | 6  |
| 3.1. SAM D20E.....                           | 6  |
| 3.2. SAM D20G.....                           | 8  |
| 3.3. SAM D20J.....                           | 9  |
| 3.4. Device Identification.....              | 11 |
| 4. Block Diagram.....                        | 13 |
| 5. Pinout.....                               | 14 |
| 5.1. SAM D20J.....                           | 14 |
| 5.2. SAM D20G.....                           | 16 |
| 5.3. SAM D20E.....                           | 18 |
| 6. Product Mapping.....                      | 19 |
| 7. Processor And Architecture.....           | 20 |
| 7.1. Cortex M0+ Processor.....               | 20 |
| 7.2. Nested Vector Interrupt Controller..... | 21 |
| 7.3. Micro Trace Buffer.....                 | 23 |
| 7.4. High-Speed Bus System.....              | 24 |
| 7.5. AHB-APB Bridge.....                     | 24 |
| 7.6. PAC - Peripheral Access Controller..... | 25 |
| 7.7. Register Description.....               | 26 |
| 8. Packaging Information.....                | 39 |
| 8.1. Thermal Considerations.....             | 39 |
| 8.2. Package Drawings.....                   | 40 |
| 8.3. Soldering Profile.....                  | 50 |

## 1. Description

The Atmel® | SMART™ SAM D20 is a series of low-power microcontrollers using the 32-bit ARM® Cortex®-M0+ processor, and ranging from 32- to 64-pins with up to 256KB Flash and 32KB of SRAM. The SAM D20 devices operate at a maximum frequency of 48MHz and reach 2.46 CoreMark/MHz. They are designed for simple and intuitive migration with identical peripheral modules, hex compatible code, identical linear address map and pin compatible migration paths between all devices in the product series. All devices include intelligent and flexible peripherals, Atmel Event System for inter-peripheral signaling, and support for capacitive touch button, slider and wheel user interfaces.

The SAM D20 devices provide the following features: In-system programmable Flash, eight-channel Event System, programmable interrupt controller, up to 52 programmable I/O pins, 32-bit real-time clock and calendar, up to eight 16-bit Timer/Counters (TC) . The timer/counters can be configured to perform frequency and waveform generation, accurate program execution timing or input capture with time and frequency measurement of digital signals. The TCs can operate in 8- or 16-bit mode, selected TCs can be cascaded to form a 32-bit TC. The series provide up to six Serial Communication Modules (SERCOM) that each can be configured to act as an USART, UART, SPI, I<sup>2</sup>C up to 400kHz, up to twenty-channel 350ksps 12-bit ADC with programmable gain and optional oversampling and decimation supporting up to 16-bit resolution, one 10-bit 350ksps DAC, two analog comparators with window mode, Peripheral Touch Controller supporting up to 256 buttons, sliders, wheels and proximity sensing; programmable Watchdog Timer, brown-out detector and power-on reset and two-pin Serial Wire Debug (SWD) program and debug interface.


All devices have accurate and low-power external and internal oscillators. All oscillators can be used as a source for the system clock. Different clock domains can be independently configured to run at different frequencies, enabling power saving by running each peripheral at its optimal clock frequency, and thus maintaining a high CPU frequency while reducing power consumption.

The SAM D20 devices have two software-selectable sleep modes, idle and standby. In idle mode the CPU is stopped while all other functions can be kept running. In standby all clocks and functions are stopped except those selected to continue running. The device supports SleepWalking. This feature allows the peripheral to wake up from sleep based on predefined conditions, and thus allows the CPU to wake up only when needed, e.g. when a threshold is crossed or a result is ready. The Event System supports synchronous and asynchronous events, allowing peripherals to receive, react to and send events even in standby mode.

The Flash program memory can be reprogrammed in-system through the SWD interface. The same interface can be used for non-intrusive on-chip debug of application code. A boot loader running in the device can use any communication interface to download and upgrade the application program in the Flash memory.

The SAM D20 devices are supported with a full suite of program and system development tools, including C compilers, macro assemblers, program debugger/simulators, programmers and evaluation kits.

### 3. Ordering Information



#### 3.1. SAM D20E

| Ordering Code    | FLASH (bytes) | SRAM (bytes) | Package | Carrier Type |
|------------------|---------------|--------------|---------|--------------|
| ATSAMD20E14A-AU  | 16K           | 2K           | TQFP32  | Tray         |
| ATSAMD20E14A-AUT |               |              |         | Tape & Reel  |
| ATSAMD20E14A-AN  |               |              |         | Tray         |
| ATSAMD20E14A-ANT |               |              |         | Tape & Reel  |
| ATSAMD20E14A-MU  |               |              | QFN32   | Tray         |
| ATSAMD20E14A-MUT |               |              |         | Tape & Reel  |
| ATSAMD20E14A-MN  |               |              |         | Tray         |
| ATSAMD20E14A-MNT |               |              |         | Tape & Reel  |

| Ordering Code    | FLASH (bytes) | SRAM (bytes) | Package | Carrier Type |
|------------------|---------------|--------------|---------|--------------|
| ATSAMD20E15A-AU  | 32K           | 4K           | TQFP32  | Tray         |
| ATSAMD20E15A-AUT |               |              |         | Tape & Reel  |
| ATSAMD20E15A-AN  |               |              |         | Tray         |
| ATSAMD20E15A-ANT |               |              |         | Tape & Reel  |
| ATSAMD20E15A-MU  |               |              | QFN32   | Tray         |
| ATSAMD20E15A-MUT |               |              |         | Tape & Reel  |
| ATSAMD20E15A-MN  |               |              |         | Tray         |
| ATSAMD20E15A-MNT |               |              |         | Tape & Reel  |
| ATSAMD20E16A-AU  | 64K           | 8K           | TQFP32  | Tray         |
| ATSAMD20E16A-AUT |               |              |         | Tape & Reel  |
| ATSAMD20E16A-AN  |               |              |         | Tray         |
| ATSAMD20E16A-AFT |               |              |         | Tape & Reel  |
| ATSAMD20E16A-MU  |               |              | QFN32   | Tray         |
| ATSAMD20E16A-MUT |               |              |         | Tape & Reel  |
| ATSAMD20E16A-MN  |               |              |         | Tray         |
| ATSAMD20E16A-MNT |               |              |         | Tape & Reel  |
| ATSAMD20E17A-AU  | 128K          | 16K          | TQFP32  | Tray         |
| ATSAMD20E17A-AUT |               |              |         | Tape & Reel  |
| ATSAMD20E17A-AN  |               |              |         | Tray         |
| ATSAMD20E17A-ANT |               |              |         | Tape & Reel  |
| ATSAMD20E17A-MU  |               |              | QFN32   | Tray         |
| ATSAMD20E17A-MUT |               |              |         | Tape & Reel  |
| ATSAMD20E17A-MN  |               |              |         | Tray         |
| ATSAMD20E17A-MNT |               |              |         | Tape & Reel  |
| ATSAMD20E18A-AU  | 256K          | 32K          | TQFP32  | Tray         |
| ATSAMD20E18A-AUT |               |              |         | Tape & Reel  |
| ATSAMD20E18A-AN  |               |              |         | Tray         |
| ATSAMD20E18A-AFT |               |              |         | Tape & Reel  |
| ATSAMD20E18A-MU  |               |              | QFN32   | Tray         |
| ATSAMD20E18A-MUT |               |              |         | Tape & Reel  |
| ATSAMD20E18A-MN  |               |              |         | Tray         |
| ATSAMD20E18A-MNT |               |              |         | Tape & Reel  |

### 3.2. SAM D20G

| Ordering Code    | FLASH (bytes) | SRAM (bytes) | Package | Carrier Type |
|------------------|---------------|--------------|---------|--------------|
| ATSAMD20G14A-AU  | 16K           | 2K           | TQFP32  | Tray         |
| ATSAMD20G14A-AUT |               |              |         | Tape & Reel  |
| ATSAMD20G14A-AN  |               |              |         | Tray         |
| ATSAMD20G14A-ANT |               |              |         | Tape & Reel  |
| ATSAMD20G14A-MU  |               |              | QFN32   | Tray         |
| ATSAMD20G14A-MUT |               |              |         | Tape & Reel  |
| ATSAMD20G14A-MN  |               |              |         | Tray         |
| ATSAMD20G14A-MNT |               |              |         | Tape & Reel  |
| ATSAMD20G15A-AU  | 32K           | 4K           | TQFP48  | Tray         |
| ATSAMD20G15A-AUT |               |              |         | Tape & Reel  |
| ATSAMD20G15A-AN  |               |              |         | Tray         |
| ATSAMD20G15A-ANT |               |              |         | Tape & Reel  |
| ATSAMD20G15A-MU  |               |              | QFN48   | Tray         |
| ATSAMD20G15A-MUT |               |              |         | Tape & Reel  |
| ATSAMD20G15A-MN  |               |              |         | Tray         |
| ATSAMD20G15A-MNT |               |              |         | Tape & Reel  |
| ATSAMD20G16A-AU  | 64K           | 8K           | TQFP48  | Tray         |
| ATSAMD20G16A-AUT |               |              |         | Tape & Reel  |
| ATSAMD20G16A-AN  |               |              |         | Tray         |
| ATSAMD20G16A-ANT |               |              |         | Tape & Reel  |
| ATSAMD20G16A-MU  |               |              | QFN48   | Tray         |
| ATSAMD20G16A-MUT |               |              |         | Tape & Reel  |
| ATSAMD20G16A-MN  |               |              |         | Tray         |
| ATSAMD20G16A-MNT |               |              |         | Tape & Reel  |

| Ordering Code    | FLASH (bytes) | SRAM (bytes) | Package | Carrier Type |
|------------------|---------------|--------------|---------|--------------|
| ATSAMD20J18A-AU  | 256K          | 32K          | TQFP64  | Tray         |
| ATSAMD20J18A-AUT |               |              |         | Tape & Reel  |
| ATSAMD20J18A-AN  |               |              |         | Tray         |
| ATSAMD20J18A-ANT |               |              |         | Tape & Reel  |
| ATSAMD20J18A-MU  |               |              | QFN64   | Tray         |
| ATSAMD20J18A-MUT |               |              |         | Tape & Reel  |
| ATSAMD20J18A-MN  |               |              |         | Tray         |
| ATSAMD20J18A-MNT |               |              |         | Tape & Reel  |
| ATSAMD20J18A-CU  |               |              | UFBGA64 | Tray         |
| ATSAMD20J18A-CUT |               |              |         | Tape & Reel  |

### 3.4. Device Identification


The DSU - Device Service Unit peripheral provides the Device Selection bits in the Device Identification register (DID.DEVSEL) in order to identify the device by software. The device variants have a reset value of DID=0x1001drxx, with the LSB identifying the die number ('d'), the die revision ('r') and the device selection ('xx').

**Table 3-1. Device Identification Values**


| Device Variant | DID.DEVSEL | Device ID (DID) |
|----------------|------------|-----------------|
| SAMD20J18C     | 0x00       | 0x10001300      |
| SAMD20J18A     | 0x00       | 0x10001300      |
| SAMD20J17A     | 0x01       | 0x10001301      |
| SAMD20J16A     | 0x02       | 0x10001302      |
| SAMD20J15A     | 0x03       | 0x10001303      |
| SAMD20J14A     | 0x04       | 0x10001304      |
| SAMD20G18A     | 0x05       | 0x10001305      |
| SAMD20G17A     | 0x06       | 0x10001306      |
| SAMD20G16A     | 0x07       | 0x10001307      |
| SAMD20G15A     | 0x08       | 0x10001308      |
| SAMD20G14A     | 0x09       | 0x10001309      |
| SAMD20E18A     | 0x0A       | 0x1000130A      |
| SAMD20E17A     | 0x0B       | 0x1000130B      |
| SAMD20E16A     | 0x0C       | 0x1000130C      |
| SAMD20E15A     | 0x0D       | 0x1000130D      |

## 5.2. SAM D20G

### 5.2.1. QFN48 / TQFP48




### 5.2.2. WLCSP45



- DIGITAL PIN
- ANALOG PIN
- OSCILLATOR
- GROUND
- INPUT SUPPLY
- REGULATED OUTPUT SUPPLY
- RESET PIN

### 5.3. SAM D20E

#### 5.3.1. QFN32 / TQFP32



## 7. Processor And Architecture

### 7.1. Cortex M0+ Processor

The SAM D20 implements the ARM<sup>®</sup> Cortex<sup>®</sup>-M0+ processor, based on the ARMv6 Architecture and Thumb<sup>®</sup>-2 ISA. The Cortex M0+ is 100% instruction set compatible with its predecessor, the Cortex-M0 core, and upward compatible to Cortex-M3 and M4 cores. The ARM Cortex-M0+ implemented is revision r0p1. For more information refer to <http://www.arm.com>.

#### 7.1.1. Cortex M0+ Configuration

Table 7-1. Cortex M0+ Configuration

| Features                         | Configurable option          | Device configuration  |
|----------------------------------|------------------------------|-----------------------|
| Interrupts                       | External interrupts 0-32     | 28                    |
| Data endianness                  | Little-endian or big-endian  | Little-endian         |
| SysTick timer                    | Present or absent            | Present               |
| Number of watchpoint comparators | 0, 1, 2                      | 2                     |
| Number of breakpoint comparators | 0, 1, 2, 3, 4                | 4                     |
| Halting debug support            | Present or absent            | Present               |
| Multiplier                       | Fast or small                | Fast (single cycle)   |
| Single-cycle I/O port            | Present or absent            | Present               |
| Wake-up interrupt controller     | Supported or not supported   | Not supported         |
| Vector Table Offset Register     | Present or absent            | Present               |
| Unprivileged/Privileged support  | Present or absent            | Absent <sup>(1)</sup> |
| Memory Protection Unit           | Not present or 8-region      | Not present           |
| Reset all registers              | Present or absent            | Absent                |
| Instruction fetch width          | 16-bit only or mostly 32-bit | 32-bit                |

**Note:**

1. All software run in privileged mode only.

The ARM Cortex-M0+ core has two bus interfaces:

- Single 32-bit AMBA-3 AHB-Lite system interface that provides connections to peripherals and all system memory, which includes flash and RAM.
- Single 32-bit I/O port bus interfacing to the PORT with 1-cycle loads and stores.

#### 7.1.2. Cortex-M0+ Peripherals

- System Control Space (SCS)
  - The processor provides debug through registers in the SCS. Refer to the Cortex-M0+ Technical Reference Manual for details ([www.arm.com](http://www.arm.com)).
- System Timer (SysTick)

- The System Timer is a 24-bit timer that extends the functionality of both the processor and the NVIC. Refer to the Cortex-M0+ Technical Reference Manual for details ([www.arm.com](http://www.arm.com)).
- Nested Vectored Interrupt Controller (NVIC)
  - External interrupt signals connect to the NVIC, and the NVIC prioritizes the interrupts. Software can set the priority of each interrupt. The NVIC and the Cortex-M0+ processor core are closely coupled, providing low latency interrupt processing and efficient processing of late arriving interrupts. Refer to [Nested Vector Interrupt Controller](#) and the Cortex-M0+ Technical Reference Manual for details ([www.arm.com](http://www.arm.com)).
- System Control Block (SCB)
  - The System Control Block provides system implementation information, and system control. This includes configuration, control, and reporting of the system exceptions. Refer to the Cortex-M0+ Devices Generic User Guide for details ([www.arm.com](http://www.arm.com)).
- Micro Trace Buffer (MTB)
  - The CoreSight MTB-M0+ (MTB) provides a simple execution trace capability to the Cortex-M0+ processor. Refer to section [Micro Trace Buffer](#) and the CoreSight MTB-M0+ Technical Reference Manual for details ([www.arm.com](http://www.arm.com)).

### 7.1.3. Cortex-M0+ Address Map

Table 7-2. Cortex-M0+ Address Map

| Address                               | Peripheral                                  |
|---------------------------------------|---------------------------------------------|
| 0xE000E000                            | System Control Space (SCS)                  |
| 0xE000E010                            | System Timer (SysTick)                      |
| 0xE000E100                            | Nested Vectored Interrupt Controller (NVIC) |
| 0xE000ED00                            | System Control Block (SCB)                  |
| 0x41006000 (see also Product Mapping) | Micro Trace Buffer (MTB)                    |

### 7.1.4. I/O Interface

#### 7.1.4.1. Overview

Because accesses to the AMBA® AHB-Lite™ and the single cycle I/O interface can be made concurrently, the Cortex-M0+ processor can fetch the next instructions while accessing the I/Os. This enables single cycle I/O accesses to be sustained for as long as needed. Refer to *CPU Local Bus* for more information.

#### 7.1.4.2. Description

Direct access to PORT registers.

## 7.2. Nested Vector Interrupt Controller

### 7.2.1. Overview

The Nested Vectored Interrupt Controller (NVIC) in the SAM D20 supports 32 interrupt lines with four different priority levels. For more details, refer to the Cortex-M0+ Technical Reference Manual ([www.arm.com](http://www.arm.com)).

### 7.2.2. Interrupt Line Mapping

Each of the 28 interrupt lines is connected to one peripheral instance, as shown in the table below. Each peripheral can have one or more interrupt flags, located in the peripheral's Interrupt Flag Status and Clear

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

#### Bit 3 – GCLK

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

#### Bit 2 – SYSCTRL

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

#### Bit 1 – PM

Writing a zero to these bits has no effect.


Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

### 7.7.2. PAC1 Register Description

### 7.7.2.1. Write Protect Clear

**Name:** WPCLR  
**Offset:** 0x00  
**Reset:** 0x000002  
**Property:** –



#### Bit 6 – MTB

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

#### Bit 3 – PORT

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

#### Bit 2 – NVMCTRL

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

#### Bit 16 – ADC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

#### Bits 15,14,13,12,11,10,9,8 – TCx

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

#### Bits 7,6,5,4,3,2 – SERCOMx

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

#### Bit 1 – EVSYS

Writing a zero to these bits has no effect.


Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

**Table 8-4. Package Reference**

|                         |        |
|-------------------------|--------|
| JEDEC Drawing Reference | MS-026 |
| JESD97 Classification   | E3     |

### 8.2.2. 64 pin QFN



**Note:** The exposed die attach pad is not connected electrically inside the device.

**Table 8-5. Device and Package Maximum Weight**

|     |    |
|-----|----|
| 200 | mg |
|-----|----|


**Table 8-6. Package Characteristics**

|                            |      |
|----------------------------|------|
| Moisture Sensitivity Level | MSL3 |
|----------------------------|------|

**Table 8-7. Package Reference**

|                         |        |
|-------------------------|--------|
| JEDEC Drawing Reference | MO-220 |
| JESD97 Classification   | E3     |

### 8.2.3. 64-ball UFBGA



- Notes :
1. This drawing is for general information only. Refer to JEDEC Drawing MO-280, Variation UCCBB for proper dimensions, tolerances, datums, etc.
  2. Array as seen from the bottom of the package.
  3. Dimension A includes stand-off height A1, package body thickness, and lid height, but does not include attached features.
  4. Dimension b is measured at the maximum ball diameter, parallel to primary datum C.

**Table 8-8. Device and Package Maximum Weight**

|      |    |
|------|----|
| 27.4 | mg |
|------|----|


**Table 8-9. Package Characteristics**

|                            |      |
|----------------------------|------|
| Moisture Sensitivity Level | MSL3 |
|----------------------------|------|


**Table 8-10. Package Reference**

|                         |        |
|-------------------------|--------|
| JEDEC Drawing Reference | MO-220 |
| JESD97 Classification   | E8     |

#### 8.2.4. 48 pin TQFP



## 8.2.5. 48 pin QFN



**Note:** The exposed die attach pad is not connected electrically inside the device.

**Table 8-14. Device and Package Maximum Weight**

|     |    |
|-----|----|
| 140 | mg |
|-----|----|

**Table 8-15. Package Characteristics**

|                            |      |
|----------------------------|------|
| Moisture Sensitivity Level | MSL3 |
|----------------------------|------|

Table 8-16. Package Reference

|                         |        |
|-------------------------|--------|
| JEDEC Drawing Reference | MO-220 |
| JESD97 Classification   | E3     |

## 8.2.6. 45-ball WLCSP




Table 8-17. Device and Package Maximum Weight

|     |    |
|-----|----|
| 7.3 | mg |
|-----|----|

Table 8-18. Package Characteristics

|                            |      |
|----------------------------|------|
| Moisture Sensitivity Level | MSL1 |
|----------------------------|------|

Table 8-19. Package Reference

|                         |        |
|-------------------------|--------|
| JEDEC Drawing Reference | MO-220 |
| JESD97 Classification   | E1     |


**Table 8-24. Package Characteristics**

|                            |      |
|----------------------------|------|
| Moisture Sensitivity Level | MSL3 |
|----------------------------|------|

**Table 8-25. Package Reference**

|                         |        |
|-------------------------|--------|
| JEDEC Drawing Reference | MO-220 |
| JESD97 Classification   | E3     |

### 8.2.9. 35 ball WLCSP



**Table 8-26. Device and Package Maximum Weight**

|     |    |
|-----|----|
| 6.2 | mg |
|-----|----|