# 



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | 78K/0R  |
| Core Size                  | 16-Bit  |
| Speed                      | 20MHz   |
| Connectivity               | 3-Wire SIO, I <sup>2</sup> C, LINbus, UART/USART                                      |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 83  |
| Program Memory Size        | 128KB (128K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 8K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 5.5V   |
| Data Converters            | A/D 16x10b; D/A 2x8b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 100-LQFP  |
| Supplier Device Package    | -   |
| Purchase URL               | https://www.e-xfl.com/product-detail/renesas-electronics-america/upd78f1164agc-ueu-ax |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3.2 Processor Registers

The 78K0R/KG3 products incorporate the following processor registers.

### 3.2.1 Control registers

The control registers control the program sequence, statuses and stack memory. The control registers consist of a program counter (PC), a program status word (PSW) and a stack pointer (SP).

#### (1) Program counter (PC)

The program counter is a 20-bit register that holds the address information of the next program to be executed. In normal operation, PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data and register contents are set. Reset signal generation sets the reset vector table values at addresses 0000H and 0001H to the program counter.

#### Figure 3-16. Format of Program Counter



### (2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags set/reset by instruction execution. Program status word contents are stored in the stack area upon vector interrupt request acknowledgment or PUSH PSW instruction execution and are restored upon execution of the RETB, RETI and POP PSW instructions. Reset signal generation sets PSW to 06H.





### (a) Interrupt enable flag (IE)

This flag controls the interrupt request acknowledge operations of the CPU.

When 0, the IE flag is set to the interrupt disabled (DI) state, and all maskable interrupt requests are disabled. When 1, the IE flag is set to the interrupt enabled (EI) state and interrupt request acknowledgment is controlled with an in-service priority flag (ISP1, ISP0), an interrupt mask flag for various interrupt sources, and a priority specification flag.

The IE flag is reset (0) upon DI instruction execution or interrupt acknowledgment and is set (1) upon EI instruction execution.

### (b) Zero flag (Z)

When the operation result is zero, this flag is set (1). It is reset (0) in all other cases.

### (c) Register bank select flags (RBS0, RBS1)

These are 2-bit flags to select one of the four register banks. In these flags, the 2-bit information that indicates the register bank selected by SEL RBn instruction execution is stored.

# 4.2.4 Port 3

Port 3 is a 2-bit I/O port with an output latch. Port 3 can be set to the input mode or output mode in 1-bit units using port mode register 3 (PM3). When the P30 and P31 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 3 (PU3).

This port can also be used for external interrupt request input, timer I/O, and real-time counter correction clock output.

Reset signal generation sets port 3 to input mode.

Figure 4-14 shows block a diagram of port 3.

- Cautions 1. To use P31/TI03/TO03/INTP4 as a general-purpose port, set bit 3 (TO03) of timer output register 0 (TO0) and bit 3 (TOE03) of timer output enable register 0 (TOE0) to "0", which is the same as their default status setting.
  - 2. To use P30/RTC1HZ/INTP3 as a general-purpose port, set bit 5 (RCLOE1) of real-time counter control register 0 (RTCC0) to "0", which is the same as its default status setting.



Figure 4-14. Block Diagram of P30 and P31

- P3: Port register 3
- PU3: Pull-up resistor option register 3
- PM3: Port mode register 3
- RD: Read signal
- WR××: Write signal

| Symbol | 7     | 6        | 5          | 4            | 3     | 2           | 1         | 0                   | Address | After reset | R/W |
|--------|-------|----------|------------|--------------|-------|-------------|-----------|---------------------|---------|-------------|-----|
| PM0    | 1     | PM06     | PM05       | PM04         | PM03  | PM02        | PM01      | PM00                | FFF20H  | FFH         | R/W |
| PM1    | PM17  | PM16     | PM15       | PM14         | PM13  | PM12        | PM11      | PM10                | FFF21H  | FFH         | R/W |
| PM2    | PM27  | PM26     | PM25       | PM24         | PM23  | PM22        | PM21      | PM20                | FFF22H  | FFH         | R/W |
| PM3    | 1     | 1        | 1          | 1            | 1     | 1           | PM31      | PM30                | FFF23H  | FFH         | R/W |
| PM4    | PM47  | PM46     | PM45       | PM44         | PM43  | PM42        | PM41      | PM40                | FFF24H  | FFH         | R/W |
| PM5    | PM57  | PM56     | PM55       | PM54         | PM53  | PM52        | PM51      | PM50                | FFF25H  | FFH         | R/W |
| PM6    | PM67  | PM66     | PM65       | PM64         | PM63  | PM62        | PM61      | PM60                | FFF26H  | FFH         | R/W |
| PM7    | PM77  | PM76     | PM75       | PM74         | PM73  | PM72        | PM71      | PM70                | FFF27H  | FFH         | R/W |
| PM8    | PM87  | PM86     | PM85       | PM84         | PM83  | PM82        | PM81      | PM80                | FFF28H  | FFH         | R/W |
| PM11   | 1     | 1        | 1          | 1            | 1     | 1           | PM111     | PM110               | FFF2BH  | FFH         | R/W |
| PM12   | 1     | 1        | 1          | 1            | 1     | 1           | 1         | PM120               | FFF2CH  | FFH         | R/W |
| PM13   | 1     | 1        | 1          | 1            | 1     | 1           | PM131     | 0                   | FFF2DH  | FEH         | R/W |
| PM14   | 1     | 1        | PM145      | PM144        | PM143 | PM142       | PM141     | PM140               | FFF2EH  | FFH         | R/W |
| PM15   | PM157 | PM156    | PM155      | PM154        | PM153 | PM152       | PM151     | PM150               | FFF2FH  | FFH         | R/W |
|        | PMmn  |          |            |              | F     | Pmn pin I/C | ) mode se | lection $= 0$ to 7) |         |             |     |
|        | 0     | Output m | ode (outpu | It buffer on | )     |             |           |                     |         |             |     |

# Figure 4-40. Format of Port Mode Register

Caution Be sure to set bit 7 of PM0, bits 2 to 7 of PM3, bits 2 to 7 of PM11, bits 1 to 7 of PM12, bits 2 to 7 of PM13, and bits 6 and 7 of PM14 to "1". And be sure to set bit 0 of PM13 to "0".

1

Input mode (output buffer off)

| ММЗ | MM2 | MM1 | MM0 | EX31 to       | EX27 to    | EX23 to    | EX19 to    | EX15 to    | EX11 to     | EX7 to     |
|-----|-----|-----|-----|---------------|------------|------------|------------|------------|-------------|------------|
|     |     |     |     | EX28          | EX24       | EX20       | EX16       | EX12       | EX8         | EX0        |
| 0   | 0   | 0   | 0   | -             | _          | _          | l          | -          | _           | AD7 to AD0 |
| 0   | 0   | 0   | 1   | -             | -          | -          | -          | -          | A11 to A8   | AD7 to AD0 |
| 0   | 0   | 1   | 0   | -             | -          | -          | -          | A15 to A12 | A11 to A8   | AD7 to AD0 |
| 0   | 0   | 1   | 1   | -             | -          | -          | A19 to A16 | A15 to A12 | A11 to A8   | AD7 to AD0 |
| 0   | 1   | 0   | 0   | -             | -          | -          | -          | D15 to D12 | D11 to D8   | AD7 to AD0 |
| 0   | 1   | 0   | 1   | -             | -          | -          | I          | D15 to D12 | AD11 to AD8 | AD7 to AD0 |
| 0   | 1   | 1   | 0   | -             | -          | -          | -          | AD15 to    | AD11 to AD8 | AD7 to AD0 |
|     |     |     |     |               |            |            |            | AD12       |             |            |
| 0   | 1   | 1   | 1   | -             | -          | -          | A19 to A16 | AD15 to    | AD11 to AD8 | AD7 to AD0 |
|     |     |     |     |               |            |            |            | AD12       |             |            |
| 1   | 0   | 0   | 0   | -             | -          | -          | -          | A7 to A4   | A3 to A0    | D7 to D0   |
| 1   | 0   | 0   | 1   | -             | -          | -          | A11 to A8  | A7 to A4   | A3 to A0    | D7 to D0   |
| 1   | 0   | 1   | 0   | -             | -          | A15 to A12 | A11 to A8  | A7 to A4   | A3 to A0    | D7 to D0   |
| 1   | 0   | 1   | 1   | -             | A19 to A16 | A15 to A12 | A11 to A8  | A7 to A4   | A3 to A0    | D7 to D0   |
| 1   | 1   | 0   | 0   | -             | -          | A7 to A4   | A3 to A0   | D15 to D12 | D11 to D8   | D7 to D0   |
| 1   | 1   | 0   | 1   | -             | A11 to A8  | A7 to A4   | A3 to A0   | D15 to D12 | D11 to D8   | D7 to D0   |
| 1   | 1   | 1   | 0   | A15 to A12    | A11 to A8  | A7 to A4   | A3 to A0   | D15 to D12 | D11 to D8   | D7 to D0   |
| 1   | 1   | 1   | 1   | Setting prohi | bited      |            |            |            |             |            |

The function of the external bus interface pins differs depending on the setting of the memory extension mode control register (MEM).

| EXEN | EXWEN | ММЗ | MM2 | CLKOUT | ASTB | RD | WR0                       | WR1                        | WAIT |
|------|-------|-----|-----|--------|------|----|---------------------------|----------------------------|------|
| 0    | Х     | Х   | Х   | -      | -    | -  | _                         | -                          | -    |
| 1    | 0     | 0   | 0   | CLKOUT | ASTB | RD | Write strobe              | -                          | -    |
| 1    | 0     | 0   | 1   | CLKOUT | ASTB | RD | Low bytes<br>write strobe | High bytes<br>write strobe | -    |
| 1    | 0     | 1   | 0   | CLKOUT | -    | RD | Write strobe              | -                          | -    |
| 1    | 0     | 1   | 1   | CLKOUT | -    | RD | Low bytes<br>write strobe | High bytes<br>write strobe | -    |
| 1    | 1     | 0   | 0   | CLKOUT | ASTB | RD | Write strobe              | -                          | WAIT |
| 1    | 1     | 0   | 1   | CLKOUT | ASTB | RD | Low bytes<br>write strobe | High bytes<br>write strobe | WAIT |
| 1    | 1     | 1   | 0   | CLKOUT | _    | RD | Write strobe              | _                          | WAIT |
| 1    | 1     | 1   | 1   | CLKOUT | _    | RD | Low bytes<br>write strobe | High bytes<br>write strobe | WAIT |

Remark EXxx: Pin name

Axx: Address bus

Dxx: Data bus

ADxx: Multiplexed address/data bus

-: External bus interface is not used. These pins can be used as port pins.



#### Figure 5-6. Timing to Write to External Memory (2/2)

(c) No wait, 16-bit bus CLKOUT =  $f_{CLK}/2$  (EXWEN = 0, MM3 = 0, MM2 = 1)

# (d) With wait, 16-bit bus CLKOUT = fcLk/2 (EXWEN = 1, MM3 = 0, MM2 = 1), lower 8-bit writing



Caution 4. The setting of the flags of the register to stop clock oscillation (invalidate the external clock input) and the condition before clock oscillation is to be stopped are as follows.

| Clock                                     | Condition Before Stopping Clock<br>(Invalidating External Clock Input)  | Setting of CSC<br>Register Flags |
|---|---|----------------------------------|
| X1 clock<br>External main system<br>clock | <ul> <li>CLS = 0 and MCS = 0</li> <li>CLS = 1<br/>(CPU and peripheral hardware clocks operate with a clock<br/>other than the high-speed system clock.)</li> </ul>              | MSTOP = 1                        |
| Subsystem clock                           | <ul> <li>CLS = 0<br/>(CPU and peripheral hardware clocks operate with a clock<br/>other than the subsystem clock.)</li> </ul>   | XTSTOP = 1                       |
| Internal high-speed<br>oscillation clock  | <ul> <li>CLS = 0 and MCS = 1</li> <li>CLS = 1<br/>(CPU and peripheral hardware clocks operate with a clock<br/>other than the internal high-speed oscillator clock.)</li> </ul> | HIOSTOP = 1                      |

Table 6-2. Condition Before Stopping Clock Oscillation and Flag Setting

### (3) Oscillation stabilization time counter status register (OSTC)

This is the register that indicates the count status of the X1 clock oscillation stabilization time counter. The X1 clock oscillation stabilization time can be checked in the following case,

- If the X1 clock starts oscillation while the internal high-speed oscillation clock or subsystem clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the internal high-speed oscillation clock is being used as the CPU clock with the X1 clock oscillating.

OSTC can be read by a 1-bit or 8-bit memory manipulation instruction. When reset signal is generated, the STOP instruction and MSTOP (bit 7 of CSC register) = 1 clear OSTC to 00H.

**Remark** The oscillation stabilization time counter starts counting in the following cases.

- When oscillation of the X1 clock starts (EXCLK, OSCSEL = 0, 1  $\rightarrow$  MSTOP = 0)
- When the STOP mode is released

- Caution When using the X1 oscillator and XT1 oscillator, wire as follows in the area enclosed by the broken lines in the Figures 6-10 and 6-11 to avoid an adverse effect from wiring capacitance.
  - Keep the wiring length as short as possible.
  - Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
  - Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows.
  - Do not fetch signals from the oscillator.

Note that the XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption.

Figure 6-12 shows examples of incorrect resonator connection.





**Remark** When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.

Figure 6-12. Examples of Incorrect Resonator Connection (2/2)

- (c) Wiring near high alternating current
- (d) Current flowing through ground line of oscillator (potential at points A, B, and C fluctuates)





(e) Signals are fetched



- **Remark** When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.
- Caution When X2 and XT1 are wired in parallel, the crosstalk noise of X2 may increase with XT1, resulting in malfunctioning.

# Table 6-4. CPU Clock Transition and SFR Register Setting Examples (3/4)

# (6) CPU clock changing from high-speed system clock (C) to internal high-speed oscillation clock (B)

| (Setting sequence of SFR registers) |              |                      |              |  |  |  |  |  |  |
|-------------------------------------|--------------|----------------------|--------------|--|--|--|--|--|--|
| Setting Flag of SFR Register        | CSC Register | Oscillation accuracy | CKC Register |  |  |  |  |  |  |
| Status Transition                   | HIOSTOP      | stabilization time   | MCM0         |  |  |  |  |  |  |
| $(C) \to (B)$                       | 0            | 10 <i>µ</i> s        | 0            |  |  |  |  |  |  |

Unnecessary if these registers are already

set

# (7) CPU clock changing from high-speed system clock (C) to subsystem clock (D)

| (Setting sequence of SFR registers) |                              |              |                              |              |
|-------------------------------------|------------------------------|--------------|------------------------------|--------------|
| Setting Flag of SFR Register        | CMC Register <sup>Note</sup> | CSC Register | Waiting for                  | CKC Register |
| Status Transition                   | OSCSELS                      | XTSTOP       | Oscillation<br>Stabilization | CSS          |
| $(C) \to (D)$                       | 1                            | 0            | Necessary                    | 1            |

Unnecessary if the CPU is operating with the internal

high-speed oscillation clock

Note The CMC register can be written only once by an 8-bit memory manipulation instruction after reset release.

# (8) CPU clock changing from subsystem clock (D) to internal high-speed oscillation clock (B)

| (Setting | sequence | of SFR | registers) | ) |  |
|----------|----------|--------|------------|---|--|
|          |          |        |            |   |  |

| Setting Flag of SFR Register | CSC Register | CKC R | egister |
|------------------------------|--------------|-------|---------|
| Status Transition            | HIOSTOP      | MCM0  | CSS     |
| $(D) \to (B)$                | 0            | 0     | 0       |

Unnecessary if the CPU is operating with the internal high-speed oscillation clock Unnecessary if this register is already set

**Remark** (A) to (I) in Table 6-4 correspond to (A) to (I) in Figure 6-15.

#### Figure 10-2. Format of Clock Output Select Register n (CKSn)

| Address: FF | FA5H Afte | r reset: 00H | R/W |   |       |       |       |       |
|-------------|-----------|--------------|-----|---|-------|-------|-------|-------|
| Symbol      | <7>       | 6            | 5   | 4 | 3     | 2     | 1     | 0     |
| CKSn        | PCLOEn    | 0            | 0   | 0 | CSELn | CCSn2 | CCSn1 | CCSn0 |

| PCLOEn | PCLBUZn output enable/disable specification |
|--------|---|
| 0      | Output disable (default)                    |
| 1      | Output enable                               |

| CSELn | CCSn2 | CCSn1 | CCSn0 |                       | PCLBUZn output clock selection |                        |                                       |  |  |
|-------|-------|-------|-------|-----------------------|--------------------------------|------------------------|---------------------------------------|--|--|
|       |       |       |       |                       | fmain =                        | fmain =                | fmain =                               |  |  |
|       |       |       |       |                       | 5 MHz                          | 10 MHz                 | 20 MHz                                |  |  |
| 0     | 0     | 0     | 0     | fmain                 | 5 MHz                          | 10 MHz <sup>Note</sup> | Setting<br>prohibited <sup>Note</sup> |  |  |
| 0     | 0     | 0     | 1     | fmain/2               | 2.5 MHz                        | 5 MHz                  | 10 MHz <sup>Note</sup>                |  |  |
| 0     | 0     | 1     | 0     | fmain/2 <sup>2</sup>  | 1.25 MHz                       | 2.5 MHz                | 5 MHz                                 |  |  |
| 0     | 0     | 1     | 1     | fmain/2 <sup>3</sup>  | 625 kHz                        | 1.25 MHz               | 2.5 MHz                               |  |  |
| 0     | 1     | 0     | 0     | fmain/2 <sup>4</sup>  | 312.5 kHz                      | 625 kHz                | 1.25 MHz                              |  |  |
| 0     | 1     | 0     | 1     | fmain/2 <sup>11</sup> | 2.44 kHz                       | 4.88 kHz               | 9.76 kHz                              |  |  |
| 0     | 1     | 1     | 0     | fmain/2 <sup>12</sup> | 1.22 kHz                       | 2.44 kHz               | 4.88 kHz                              |  |  |
| 0     | 1     | 1     | 1     | fmain/2 <sup>13</sup> | 610 Hz                         | 1.22 kHz               | 2.44 kHz                              |  |  |
| 1     | 0     | 0     | 0     | fsuв                  |                                | 32.768 kHz             |                                       |  |  |
| 1     | 0     | 0     | 1     | fsuв/2                |                                | 16.384 kHz             |                                       |  |  |
| 1     | 0     | 1     | 0     | fsub/2 <sup>2</sup>   |                                | 8.192 kHz              |                                       |  |  |
| 1     | 0     | 1     | 1     | fsub/2 <sup>3</sup>   |                                | 4.096 kHz              |                                       |  |  |
| 1     | 1     | 0     | 0     | fsub/24               |                                | 2.048 kHz              |                                       |  |  |
| 1     | 1     | 0     | 1     | fsuв/2⁵               |                                | 1.024 kHz              |                                       |  |  |
| 1     | 1     | 1     | 0     | fsub/2 <sup>6</sup>   |                                | 512 Hz                 |                                       |  |  |
| 1     | 1     | 1     | 1     | fsub/27               |                                | 256 Hz                 |                                       |  |  |

Note Setting an output clock exceeding 10 MHz is prohibited when 2.7 V  $\leq$  V<sub>DD</sub>. Setting a clock exceeding 5 MHz at V<sub>DD</sub> < 2.7 V is also prohibited.

Cautions 1. Change the output clock after disabling clock output (PCLOEn = 0).

2. If the selected clock (fMAIN or fSUB) stops during clock output (PCLOEn = 1), the output becomes undefined.

**Remarks 1.** n = 0, 1

- 2. fmain: Main system clock frequency
- **3.** fsub: Subsystem clock frequency

# (1) Register setting

# Figure 13-40. Example of Contents of Registers for Master Transmission/Reception of 3-Wire Serial I/O (CSI00, CSI01, CSI10, CSI20)

| (a)   | Serial       | outpu      | t regi       | ster m       | (SOr    | n) S                | Sets o              | nly the             | e bits       | of the      | targe       | t char                   | nel.                          |                                  |                             |                        |
|-------|--------------|------------|--------------|--------------|---------|---------------------|---------------------|---------------------|--------------|-------------|-------------|--------------------------|-------------------------------|----------------------------------|-----------------------------|------------------------|
|       | 15           | 14         | 13           | 12           | 11      | 10                  | 9                   | 8                   | 7            | 6           | 5           | 4                        | 3                             | 2                                | 1                           | 0                      |
| SOm   | 0            | 0          | 0            | 0            | 1       | CKOm2<br><b>0/1</b> | CKOm1<br><b>0/1</b> | CKOm0<br><b>0/1</b> | 0            | 0           | 0           | 0                        | 1                             | SOm2<br>0/1                      | SOm1<br><b>0/1</b>          | SOm0<br>0/1            |
|       |              |            |              |              |         |                     |                     |                     | Com          | nunica      | tion sta    | arts whe                 | en thes                       | se bits a                        | are 1 if                    | the data               |
|       |              |            |              |              |         |                     |                     |                     | phas         | e is forv   | ward (C     | CKPmn                    | = 0). I                       | f the ph                         | nase is                     | reversed               |
|       |              |            |              |              |         |                     |                     |                     | (CKP         | mn = 1      | ), com      | munica                   | tion sta                      | arts wh                          | en thes                     | e bits are             |
| (b)   | Serial       | outpu      | t enal       | ble reg      | gister  | m (SC               | DEm) .              | Set                 | s only       | the b       | its of      | the ta                   | rget c                        | hanne                            | el to 1.                    |                        |
|       | 15           | 14         | 13           | 12           | 11      | 10                  | 9                   | 8                   | 7            | 6           | 5           | 4                        | 3                             | 2                                | 1                           | 0                      |
| SOEm  | 0            | 0          | 0            | 0            | 0       | 0                   | 0                   | 0                   | 0            | 0           | 0           | 0                        | 0                             | SOEm2<br>0/1                     | SOEm1<br>0/1                | SOEm0<br>0/1           |
| (c)   | Serial       | chanr      | nel sta      | art reg      | ister ı | n (SS               | m) :                | Sets o              | only th      | e bits      | of the      | e targe                  | et cha                        | nnel t                           | o 1.                        |                        |
|       | 15           | 14         | 13           | 12           | 11      | 10                  | 9                   | 8                   | 7            | 6           | 5           | 4                        | 3                             | 2                                | 1                           | 0                      |
| SSm   | 0            | 0          | 0            | 0            | 0       | 0                   | 0                   | 0                   | 0            | 0           | 0           | 0                        | SSm3<br>×                     | SSm2<br>0/1                      | SSm1<br>0/1                 | <sup>SSm0</sup><br>0/1 |
|       |              |            |              | •            |         |                     |                     |                     |              |             |             |                          |                               |                                  | •                           |                        |
| (d)   | Serial       | mode       | regis        | ter mr       | n (SM   | Rmn)                |                     |                     |              |             |             |                          |                               |                                  |                             |                        |
|       | 15           | 14         | 13           | 12           | 11      | 10                  | 9                   | 8                   | 7            | 6           | 5           | 4                        | 3                             | 2                                | 1                           | 0                      |
| SMRmn | CKSmn<br>0/1 | CCSmn<br>0 | 0            | 0            | 0       | 0                   | 0                   | STSmn<br>0          | 0            | SISmn0<br>0 | 1           | 0                        | 0                             | MDmn2<br>0                       | MDmn1<br>0                  | MDmn0<br><b>0/1</b>    |
|       |              |            |              |              |         |                     |                     |                     |              |             | -           | Inter<br>0: Tra<br>1: Bu | rupt so<br>ansfer<br>uffer en | ources o<br>end into<br>npty int | of chan<br>errupt<br>errupt | nel n                  |
| (e)   | Serial       | comm       | nunica       | ation o      | nerat   | ion se              | attina              | reaist              | er mn        | (SCR        | mn)         |                          |                               |                                  |                             |                        |
| (0)   | 15           | 14         | 13           | 12           | 11      | 10                  | 9                   | 8                   | 7            | 6           | 5           | 4                        | 3                             | 2                                | 1                           | 0                      |
| SCRmn | TXEmn<br>1   | RXEmn<br>1 | DAPmn<br>0/1 | CKPmn<br>0/1 | 0       | EOCmn<br>0          | PTCmn1<br>0         | PTCmn0<br>0         | DIRmn<br>0/1 | 0           | SLCmn1<br>0 | SLCmn0<br>0              | 0                             | DLSmn2<br>1                      | DLSmn1<br><b>1</b>          | DLSmn0<br>0/1          |
| (f)   | Serial       | data r     | egiste       | er mn        | (SDRI   | mn) (le             | ower 8              | B bits:             | SIOp)        |             |             |                          |                               |                                  |                             |                        |
|       | 15           | 14         | 13           | 12           | 11      | 10                  | 9                   | 8                   | 7            | 6           | 5           | 4                        | 3                             | 2                                | 1                           | 0                      |
| SDRmn |              |            | Bau          | ud rate set  | tting   |                     |                     | 0                   |              | Tra         | ansmit da   | ita setting              | /receive of                   | data regis                       | ter                         |                        |
|       | SIOp         |            |              |              |         |                     |                     |                     |              |             |             |                          |                               |                                  |                             |                        |

**Remark** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2), p: CSI number (p = 00, 01, 10, 20)

: Setting is fixed in the CSI master transmission/reception mode, : Setting disabled (set to the initial value) ×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(4) Processing flow (in continuous transmission/reception mode)





- **Notes 1.** When transmit data is written to the SDRmn register while BFFmn = 1, the transmit data is overwritten.
  - 2. The transmit data can be read by reading the SDRmn register during this period. At this time, the transfer operation is not affected.
- Caution The MDmn0 bit can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.
- **Remarks 1.** <1> to <8> in the figure correspond to <1> to <8> in Figure 13-47 Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode).
  - 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 2), p: CSI number (p = 00, 01, 10, 20)

# 13.7.6 Procedure for processing errors that occurred during simplified I<sup>2</sup>C (IIC10, IIC20) communication

The procedure for processing errors that occurred during simplified I<sup>2</sup>C (IIC10, IIC20) communication is described in Figures 13-105 and 13-106.

# Figure 13-105. Processing Procedure in Case of Parity Error or Overrun Error

| Software Manipulation  | Hardware Status                                    | Remark   |
|------------------------|--|--|
| Reads SDRmn register.  | BFF = 0, and channel n is enabled to receive data. | This is to prevent an overrun error if<br>the next reception is completed<br>during error processing.  |
| Reads SSRmn register.  |  | Error type is identified and the read value is used to clear error flag.   |
| Writes SIRmn register. | <ul> <li>Error flag is cleared.</li> </ul>         | Only error generated at the point of<br>reading can be cleared, by writing<br>the value read from the SSRmn<br>register to the SIRmn register<br>without modification. |

# Figure 13-106. Processing Procedure in Case of Parity Error (ACK error) in Simplified I<sup>2</sup>C Mode

| Software Manipulation    | Hardware Status                                    | Remark   |
|--------------------------|--|--|
| Reads SDRmn register.    | BFF = 0, and channel n is enabled to receive data. | This is to prevent an overrun error if<br>the next reception is completed<br>during error processing.  |
| Reads SSRmn register.    |  | Error type is identified and the read value is used to clear error flag.   |
| Writes SIRmn register.   | <ul> <li>Error flag is cleared.</li> </ul>         | Only error generated at the point of<br>reading can be cleared, by writing<br>the value read from the SSRmn<br>register to the SIRmn register<br>without modification.   |
| Sets STmn bit to 1.      | SEmn = 0, and channel n stops<br>operation.        | Slave is not ready for reception<br>because ACK is not returned.<br>Therefore, a stop condition is<br>created, the bus is released, and<br>communication is started again from<br>the start condition. Or, a restart |
| Creates stop condition.  |  | transmission can be redone from  |
| Creates start condition. |  | address transmission.  |
| Sets SSmn bit to 1.      | SEmn = 1, and channel n is enabled to operate.     |  |

**Remark** m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 02, 10

<R>

| Figure 14-7. | Format of IIC Sta | tus Register 0 | (IICS0) (2/3) |
|--------------|-------------------|----------------|---------------|
|--------------|-------------------|----------------|---------------|

| COI0   | Detection of matching addresses   |   |  |  |  |  |
|--|---|---|--|--|--|--|
| 0  | Addresses do not match.   | Addresses do not match.   |  |  |  |  |
| 1  | Addresses match.  |   |  |  |  |  |
| Condition f  | or clearing (COI0 = 0)  | Condition for setting (COI0 = 1)  |  |  |  |  |
| <ul> <li>When a s</li> <li>When a s</li> <li>Cleared b</li> <li>When IIC</li> <li>Reset</li> </ul> | start condition is detected<br>stop condition is detected<br>by LREL0 = 1 (exit from communications)<br>E0 changes from 1 to 0 (operation stop) | • When the received address matches the local address (slave address register 0 (SVA0)) (set at the rising edge of the eighth clock). |  |  |  |  |

| TRC0   | Detection of transmit/receive status   |  |  |  |  |  |  |
|--|--|--|--|--|--|--|--|
| 0  | Receive status (other than transmit status).   | Receive status (other than transmit status). The SDA0 line is set for high impedance.  |  |  |  |  |  |
| 1  | Transmit status. The value in the SO0 latch the falling edge of the first byte's ninth clock   | i is enabled for output to the SDA0 line (valid starting at ).   |  |  |  |  |  |
| Condition f  | or clearing (TRC0 = 0)   | Condition for setting (TRC0 = 1)   |  |  |  |  |  |
| <both mas<br="">• When a s<br/>• Cleared b<br/>• When IIC<br/>• Cleared b<br/>• When AL<br/>• Reset<br/>• When AL<br/>• Reset<br/>• When "1"<br/>direction<br/>• Slave&gt;<br/>• When a s<br/>• When a s<br/>• When not</both> | ter and slave><br>stop condition is detected<br>by LREL0 = 1 (exit from communications)<br>E0 changes from 1 to 0 (operation stop)<br>by WREL0 = 1 <sup>Note</sup> (wait cancel)<br>D0 changes from 0 to 1 (arbitration loss)<br>is output to the first byte's LSB (transfer<br>specification bit)<br>start condition is detected<br>is input to the first byte's LSB (transfer<br>specification bit)<br>used for communication> | <master> • When a start condition is generated • When "0" is output to the first byte's LSB (transfer direction specification bit) <slave> • When "1" is input to the first byte's LSB (transfer direction specification bit)</slave></master> |  |  |  |  |  |

**Note** If the wait state is canceled by setting bit 5 (WREL0) of IIC control register 0 (IICC0) to 1 at the ninth clock when bit 3 (TRC0) of IIC status register 0 (IICS0) is 1, TRC0 is cleared, and the SDA0 line goes into a high-impedance state.

 Remark
 LREL0:
 Bit 6 of IIC control register 0 (IICC0)

 IICE0:
 Bit 7 of IIC control register 0 (IICC0)

| IICX0 | IICCL0 |       |       | Transfer Clock (fcLK/m) | Settable Selection Clock | Operation Mode             |
|-------|--------|-------|-------|-------------------------|--------------------------|----------------------------|
| Bit 0 | Bit 3  | Bit 1 | Bit 0 |                         | (fclk) Range             |                            |
| CLX0  | SMC0   | CL01  | CL00  |                         |                          |                            |
| 0     | 0      | 0     | 0     | fclк/ <b>88</b>         | 4.00 MHz to 8.4 MHz      | Normal mode (SMC0 bit = 0) |
| 0     | 0      | 0     | 1     | fclk/172                | 8.38 MHz to 16.76 MHz    |                            |
| 0     | 0      | 1     | 0     | fclк/ <b>344</b>        | 16.76 MHz to 20 MHz      |                            |
| 0     | 0      | 1     | 1     | fclк/44                 | 2.00 MHz to 4.2 MHz      |                            |
| 0     | 1      | 0     | ×     | fclк/48                 | 7.60 MHz to 16.76 MHz    | Fast mode (SMC0 bit = 1)   |
| 0     | 1      | 1     | 0     | fclк/96                 | 16.00 MHz to 20 MHz      |                            |
| 0     | 1      | 1     | 1     | fclк/24                 | 4.00 MHz to 8.4 MHz      |                            |
| 1     | 0      | ×     | ×     | Setting prohibited      |                          |                            |
| 1     | 1      | 0     | ×     | fclк/48                 | 8.00 MHz to 8.38 MHz     | Fast mode (SMC0 bit = 1)   |
| 1     | 1      | 1     | 0     | Setting prohibited      | 16.00 MHz to 16.76 MHz   |                            |
| 1     | 1      | 1     | 1     | fськ/24                 | 4.00 MHz to 4.19 MHz     |                            |

#### Table 14-3. Selection Clock Setting

Caution Determine the transfer clock frequency of I<sup>2</sup>C by using CLX0, SMC0, CL01, and CL00 before enabling the operation (by setting bit 7 (IICE0) of IIC control register 0 (IICC0) to 1). To change the transfer clock frequency, clear IICE0 once to 0.

Remarks 1. ×: don't care

2. fclk: CPU/peripheral hardware clock frequency

#### 14.5.5 Acknowledge (ACK)

ACK is used to check the status of serial data at the transmission and reception sides.

The reception side returns  $\overline{ACK}$  each time it has received 8-bit data.

The transmission side usually receives  $\overline{ACK}$  after transmitting 8-bit data. When  $\overline{ACK}$  is returned from the reception side, it is assumed that reception has been correctly performed and processing is continued. Whether  $\overline{ACK}$  has been detected can be checked by using bit 2 (ACKD0) of IIC status register 0 (IICS0).

When the master receives the last data item, it does not return  $\overline{ACK}$  and instead generates a stop condition. If a slave does not return  $\overline{ACK}$  after receiving data, the master outputs a stop condition or restart condition and stops transmission. If  $\overline{ACK}$  is not returned, the possible causes are as follows.

- <1> Reception was not performed normally.
- <2> The final data item was received.
- <3> The reception side specified by the address does not exist.

To generate ACK, the reception side makes the SDA0 line low at the ninth clock (indicating normal reception).

Automatic generation of  $\overline{ACK}$  is enabled by setting bit 2 (ACKE0) of IIC control register 0 (IICC0) to 1. Bit 3 (TRC0) of the IICS0 register is set by the data of the eighth bit that follows 7-bit address information. Usually, set ACKE0 to 1 for reception (TRC0 = 0).

If a slave can receive no more data during reception (TRC0 = 0) or does not require the next data item, then the slave must inform the master, by clearing ACKE0 to 0, that it will not receive any more data.

When the master does not require the next data item during reception (TRC0 = 0), it must clear ACKE0 to 0 so that  $\overline{ACK}$  is not generated. In this way, the master informs a slave at the transmission side that it does not require any more data (transmission will be stopped).

#### 16.5.6 Holding DMA transfer pending by DWAITn

When DMA transfer is started, transfer is performed while an instruction is executed. At this time, the operation of the CPU is stopped and delayed for the duration of 2 clocks. If this poses a problem to the operation of the set system, a DMA transfer can be held pending by setting DWAITn to 1. The DMA transfer for a transfer trigger that occurred while DMA transfer was held pending is executed after the pending status is canceled. However, because only one transfer trigger can be held pending for each channel, even if multiple transfer triggers occur for one channel during the pending status, only one DMA transfer is executed after the pending status is canceled.

To output a pulse with a width of 10 clocks of the operating frequency from the P00 pin, for example, the clock width increases to 12 if a DMA transfer is started midway. In this case, the DMA transfer can be held pending by setting DWAITn to 1.

After setting DWAITn to 1, it takes two clocks until a DMA transfer is held pending.

#### Figure 16-12. Example of Setting for Holding DMA Transfer Pending by DWAITn



Caution When DMA transfer is held pending while using both DMA channels, be sure to hold the DMA transfer pending for both channels (by setting DWAIT0 and DWAIT1 to 1). If the DMA transfer of one channel is executed while that of the other channel is held pending, DMA transfer might not be held pending for the latter channel.

**Remarks 1.** n: DMA channel number (n = 0, 1)

2. 1 clock: 1/fclk (fclk: CPU clock)

<R>

<R>

# (4) External interrupt rising edge enable registers (EGP0, EGP1), external interrupt falling edge enable registers (EGN0, EGN1)

These registers specify the valid edge for INTP0 to INTP11.

EGP0, EGP1, EGN0, and EGN1 can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation clears these registers to 00H.

# Figure 17-5. Format of External Interrupt Rising Edge Enable Registers (EGP0, EGP1) and External Interrupt Falling Edge Enable Registers (EGN0, EGN1)

| Address: FFF | -38H After | reset: 00H | R/W           |                |               |                |          |      |
|--------------|------------|------------|---------------|----------------|---------------|----------------|----------|------|
| Symbol       | 7          | 6          | 5             | 4              | 3             | 2              | 1        | 0    |
| EGP0         | EGP7       | EGP6       | EGP5          | EGP4           | EGP3          | EGP2           | EGP1     | EGP0 |
|              |            |            |               |                |               |                |          |      |
| Address: FFI | -39H After | reset: 00H | R/W           |                |               |                |          |      |
| Symbol       | 7          | 6          | 5             | 4              | 3             | 2              | 1        | 0    |
| EGN0         | EGN7       | EGN6       | EGN5          | EGN4           | EGN3          | EGN2           | EGN1     | EGN0 |
|              |            |            |               |                |               |                |          |      |
| Address: FFF |            | reset: 00H | R/W           |                |               |                |          |      |
| Symbol       | 7          | 6          | 5             | 4              | 3             | 2              | 1        | 0    |
| EGP1         | 0          | 0          | 0             | 0              | EGP11         | EGP10          | EGP9     | EGP8 |
|              |            |            |               |                |               |                |          |      |
| Address: FFF |            | reset: 00H | R/W           |                |               |                |          |      |
| Symbol       | 7          | 6          | 5             | 4              | 3             | 2              | 1        | 0    |
| EGN1         | 0          | 0          | 0             | 0              | EGN11         | EGN10          | EGN9     | EGN8 |
|              |            |            |               |                |               |                |          |      |
|              | EGPn       | EGNn       |               | INTPn p        | in valid edge | selection (n = | 0 to 11) |      |
|              | 0          | 0          | Edge detect   | on disabled    |               |                |          |      |
|              | 0          | 1          | Falling edge  |                |               |                |          |      |
|              | 1          | 0          | Rising edge   |                |               |                |          |      |
|              | 1          | 1          | Both rising a | nd falling edg | es            |                |          |      |

Table 17-3 shows the ports corresponding to EGPn and EGNn.

Standard Products

# DC Characteristics (7/16)

| $(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} = \text{EV}_{DD0} =$ | $EV_{DD1} \leq 5.5 \text{ V}, \text{ 1.8 V}$ | $V \leq AV_{REF0} \leq V_{DD}, 1.8 V$ | $\leq$ <b>AV</b> REF1 $\leq$ <b>V</b> DD, |
|--|--|---------------------------------------|---|
| Vss = EVss0 = EVss1 = AVss = 0 V)  |  |                                       |   |

| Parameter   | Symbol | Conditions   |   |     | TYP. | MAX. | Unit |
|---|--------|--|---|-----|------|------|------|
| On-chip pull-up<br>resistance                                 | Ru     | P00 to P06, P10 to P17, P30,<br>P31, P40 to P47, P50 to P57,<br>P64 to P67, P70 to P77,<br>P80 to P87, P120, P131,<br>P140 to P145 | Vi = Vss, In input port<br>Vi = Vss, In input port |     | 20   | 100  | kΩ   |
| FLMD0 pin<br>external pull-down<br>resistance <sup>Note</sup> | Relmdo | When enabling the self-programming mode setting with software  |   | 100 |      |      | kΩ   |

Note It is recommended to leave the FLMD0 pin open. If the pin is required to be pulled down externally, set  $R_{FLMD0}$  to 100 k $\Omega$  or more.



**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

|      | -     |          |                    |  | (27/3  | 35) |
|------|-------|----------|--------------------|--|--------|-----|
|      | ion   | Function | Details of         | Cautions   | Page   | e   |
| ptei | icat  |          | Function           |  |        |     |
| Cha  | Issif |          |                    |  |        |     |
| _    | õ     |          |                    |  |        |     |
| 22   | oft   | Low-     | Used as interrupt  | Even when the LVI default start function is used, if it is set to LVI operation  | p.702  |     |
| ter  | S     | voltage  | (when detecting    | prohibition by the software, it operates as follows:   |        |     |
| hap  |       | detector | level of supply    | <ul> <li>Does not perform low-voltage detection during LVION = 0.</li> </ul>   |        |     |
| O    |       |          | voltage (VDD))     | • If a reset is generated while LVION = 0, LVION will be re-set to 1 when the CPU  |        |     |
|      |       |          | (LVIOFF = 0)       | starts after reset release. There is a period when low-voltage detection cannot be   |        |     |
|      |       |          |                    | performed normally, however, when a reset occurs due to WDT and illegal  |        |     |
|      |       |          |                    | instruction execution.   |        |     |
|      |       |          |                    | This is due to the fact that while the pulse width detected by LVI must be 200 $\mu$ s   |        |     |
|      |       |          |                    | max., LVION = 1 is set upon reset occurrence, and the CPU starts operating   |        |     |
|      |       |          |                    | without waiting for the LVI stabilization time.  |        |     |
|      |       |          |                    | When the LVI default start function (bit 0 (LVIOFF) of $000C1H = 0$ ) is used, the   | p.702  |     |
|      |       |          |                    | LVIRF flag may become 1 from the beginning due to the power-on waveform.   |        |     |
|      | q     |          | Llood as interrupt | The input voltage from the external input hin (EXLVI) must be EXLVI < Ver  | n 704  | _   |
|      | Har   |          | (when detecting    | The input voltage nom the external input pin (EXEVI) must be EXEVI < Vbb.  | p.704  |     |
|      |       |          | level of input     |  |        |     |
|      |       |          | voltage from       |  |        |     |
|      |       |          | external input pin |  |        |     |
|      |       |          | (EXLVI))           |  |        |     |
|      | oft   |          | Cautions for low-  | In a system where the supply voltage ( $V_{\text{DD}}$ ) fluctuates for a certain period in the  | pp.706 |     |
|      | S     |          | voltage detector   | vicinity of the LVI detection voltage (V $_{\text{LVI}}$ ), the operation is as follows depending on   | to 709 |     |
|      |       |          |                    | how the low-voltage detector is used.  |        |     |
|      |       |          |                    | Operation example 1: When used as reset  |        |     |
|      |       |          |                    | The system may be repeatedly reset and released from the reset status.   |        |     |
|      |       |          |                    | The time from reset release through microcontroller operation start can be set   |        |     |
|      |       |          |                    | arbitrarily by the following action.   |        |     |
|      |       |          |                    | <action></action>  |        |     |
|      |       |          |                    | system by means of a software counter that uses a timer, and then initialize the ports   |        |     |
|      |       |          |                    | (see Figure 22-11).  |        |     |
|      |       |          |                    | Operation example 2: When used as interrupt  |        |     |
|      |       |          |                    | Interrupt requests may be generated frequently.  |        |     |
|      |       |          |                    | Take the following action.   |        |     |
|      |       |          |                    | <action></action>  |        |     |
|      |       |          |                    | Confirm that "supply voltage (V_DD) $\geq$ detection voltage (V_LvI)" when detecting the   |        |     |
|      |       |          |                    | falling edge of V_DD, or "supply voltage (V_DD) < detection voltage (V_LVI)" when detecting  |        |     |
|      |       |          |                    | the rising edge of $V_{\text{DD}},$ in the servicing routine of the LVI interrupt by using bit 0   |        |     |
|      |       |          |                    | (LVIF) of the low-voltage detection register (LVIM). Clear bit 1 (LVIIF) of interrupt  |        |     |
|      |       |          |                    | request flag register OL (IFOL) to 0.  |        |     |
|      |       |          |                    | For a system with a long supply voltage fluctuation period hear the LVI detection  |        |     |
|      | ρ     |          |                    | Voltage, take the above action after waiting for the supply voltage functuation time.<br>There is some delay from the time supply voltage $(V_{PD}) < 1 \text{ VI detection voltage} (V_{VV})$ | n 700  |     |
|      | Har   |          |                    | until the time I VI reset has been generated   | p.703  |     |
|      |       |          |                    | In the same way, there is also some delay from the time LVI detection voltage ( $V_{LVI}$ )  |        |     |
|      |       |          |                    | ≤ supply voltage (V <sub>DD</sub> ) until the time LVI reset has been released (see Figure 22-12).   |        |     |
|      |       |          |                    | See the timing in Figure 21-2 (2) When LVI is ON upon power application (option  |        |     |
|      |       |          |                    | byte: LVIOFF = 0) for the reset processing time until the normal operation is entered  |        |     |
|      |       |          |                    | after the LVI reset is released.   |        |     |

|             |   | (15/24)  |  |
|-------------|---|--|--|
| Edition     | Description   | Chapter  |  |
| 5th edition | Change of 23.1 Regulator Overview   | CHAPTER 23   |  |
|             | Addition of Note 3 to Figure 23-1 Format of Regulator Mode Control Register (RMC)   | REGULATOR  |  |
|             | Change of description in 24.1.1 (2) 000C1H/010C1H   | CHAPTER 24 OPTION                                      |  |
|             | Change of Figure 24-2 Format of User Option Byte (000C1H/010C1H) and Caution 2  | BYTE   |  |
|             | Change of description in 25.4.5 REGC pin  | CHAPTER 25 FLASH                                       |  |
|             | Addition of Caution 4 to 25.8 Flash Memory Programming by Self-Programming  | MEMORY   |  |
|             | Addition of 26.3 Securing of user resources   | CHAPTER 26 ON-CHIP<br>DEBUGGING                        |  |
|             | Throughout modification   | CHAPTER 29<br>ELECTRICAL<br>SPECIFICATIONS<br>(TARGET) |  |
| 6th edition | Change of status of $\mu$ PD78F1162, 78F1163, 78F1164, 78F1165, and 78F1166 from under development to mass production   | Throughout   |  |
|             | Change of <b>2.2.22 FLMD0</b>   | CHAPTER 2 PIN<br>FUNCTIONS                             |  |
|             | Addition of register and Note in Table 3-5 SFR List   | CHAPTER 3 CPU<br>ARCHITECTURE                          |  |
|             | Change of Caution on pin used for the serial array unit or the timer array unit   | CHAPTER 4 PORT   |  |
|             | Addition of PIM register and POM register in block diagram  | FUNCTIONS  |  |
|             | Addition of descriptions to <b>4.3 (4) Port input mode registers (PIM0, PIM4, PIM14)</b><br>and <b>(5) Port output mode registers (POM0, POM4, POM14)</b>   |  |  |
|             | Addition of description to 5.1 Functions of External Bus Interface  | CHAPTER 5 EXTERNAL                                     |  |
|             | Change of (b) and (d) in Figure 5-6 Timing to Read External Memory  | BUS INTERFACE  |  |
|             | Addition of description to title of Figure 5-7 Timing to Write to External Memory (c)   |  |  |
|             | Addition of Caution 5 to Figure 6-8 Format of Operation Speed Mode Control Register (OSMC)  | CHAPTER 6 CLOCK<br>GENERATOR                           |  |
|             | Change of Table 7-1 Configuration of Timer Array Unit   | CHAPTER 7 TIMER  |  |
|             | Addition of description to 7.3 (10) Timer output register 0 (TO0)   | ARRAY UNIT   |  |
|             | Addition of description to 8.3 (15) Alarm hour register (ALARMWH)   | CHAPTER 8 REAL-TIME<br>COUNTER                         |  |
|             | Change of SOm register  | CHAPTER 13 SERIAL                                      |  |
|             | Change of Figure 13-1 Block Diagram of Serial Array Unit 0  | ARRAY UNIT   |  |
|             | Change of Figure 13-2 Block Diagram of Serial Array Unit 1  |  |  |
|             | Change of description in 13.3 (12) Serial output register m (SOm)   |  |  |
|             | Change of Figure 13-15 Format of Serial Output Register m (SOm)   |  |  |
|             | Addition of 13.4 Operation Stop Mode  |  |  |
|             | Change of Figure 13-50 Timing Chart of Slave Transmission (in Single-<br>Transmission Mode)   |  |  |
|             | Change of Figure 13-64 Timing Chart of Slave Transmission/Reception (in Single-<br>Transmission/Reception Mode)   |  |  |
|             | Change of setting in (a) Serial output register m (SOm) and (b) Serial output<br>enable register m (SOEm) in Figure 13-76 Example of Contents of Registers for<br>UART Reception of UART (UART0, UART1, UART2, UART3) |  |  |